stm32g0xx_it.c 8.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32g0xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10. * All rights reserved.</center></h2>
  11. *
  12. * This software component is licensed by ST under BSD 3-Clause license,
  13. * the "License"; You may not use this file except in compliance with the
  14. * License. You may obtain a copy of the License at:
  15. * opensource.org/licenses/BSD-3-Clause
  16. *
  17. ******************************************************************************
  18. */
  19. /* USER CODE END Header */
  20. /* Includes ------------------------------------------------------------------*/
  21. #include "main.h"
  22. #include "stm32g0xx_it.h"
  23. /* Private includes ----------------------------------------------------------*/
  24. /* USER CODE BEGIN Includes */
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. /* USER CODE END PV */
  38. /* Private function prototypes -----------------------------------------------*/
  39. /* USER CODE BEGIN PFP */
  40. /* USER CODE END PFP */
  41. /* Private user code ---------------------------------------------------------*/
  42. /* USER CODE BEGIN 0 */
  43. /* USER CODE END 0 */
  44. /* External variables --------------------------------------------------------*/
  45. /* USER CODE BEGIN EV */
  46. /* USER CODE END EV */
  47. /******************************************************************************/
  48. /* Cortex-M0+ Processor Interruption and Exception Handlers */
  49. /******************************************************************************/
  50. /**
  51. * @brief This function handles Non maskable interrupt.
  52. */
  53. void NMI_Handler(void)
  54. {
  55. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  56. /* USER CODE END NonMaskableInt_IRQn 0 */
  57. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  58. while (1)
  59. {
  60. }
  61. /* USER CODE END NonMaskableInt_IRQn 1 */
  62. }
  63. /**
  64. * @brief This function handles Hard fault interrupt.
  65. */
  66. void HardFault_Handler(void)
  67. {
  68. /* USER CODE BEGIN HardFault_IRQn 0 */
  69. /* USER CODE END HardFault_IRQn 0 */
  70. while (1)
  71. {
  72. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  73. /* USER CODE END W1_HardFault_IRQn 0 */
  74. }
  75. }
  76. /**
  77. * @brief This function handles System service call via SWI instruction.
  78. */
  79. void SVC_Handler(void)
  80. {
  81. /* USER CODE BEGIN SVC_IRQn 0 */
  82. /* USER CODE END SVC_IRQn 0 */
  83. /* USER CODE BEGIN SVC_IRQn 1 */
  84. /* USER CODE END SVC_IRQn 1 */
  85. }
  86. /**
  87. * @brief This function handles Pendable request for system service.
  88. */
  89. void PendSV_Handler(void)
  90. {
  91. /* USER CODE BEGIN PendSV_IRQn 0 */
  92. /* USER CODE END PendSV_IRQn 0 */
  93. /* USER CODE BEGIN PendSV_IRQn 1 */
  94. /* USER CODE END PendSV_IRQn 1 */
  95. }
  96. #ifdef DONT_USE_SHED
  97. /**
  98. * @brief This function handles System tick timer.
  99. */
  100. void SysTick_Handler(void)
  101. {
  102. /* USER CODE BEGIN SysTick_IRQn 0 */
  103. /* USER CODE END SysTick_IRQn 0 */
  104. /* USER CODE BEGIN SysTick_IRQn 1 */
  105. /* USER CODE END SysTick_IRQn 1 */
  106. }
  107. #endif /* DONT_USE_SHED */
  108. /******************************************************************************/
  109. /* STM32G0xx Peripheral Interrupt Handlers */
  110. /* Add here the Interrupt Handlers for the used peripherals. */
  111. /* For the available peripheral interrupt handler names, */
  112. /* please refer to the startup file (startup_stm32g0xx.s). */
  113. /******************************************************************************/
  114. /**
  115. * @brief This function handles EXTI line 4 to 15 interrupts.
  116. */
  117. void __attribute__((optimize("O0"))) EXTI4_15_IRQHandler(void)
  118. {
  119. /* USER CODE BEGIN EXTI4_15_IRQn 0 */
  120. if ((EXTI->FPR1 & EXTI_IMR1_IM14) != 0)
  121. {
  122. /* USER CODE END EXTI4_15_IRQn 0 */
  123. /* USER CODE BEGIN LL_EXTI_LINE_14_FALING */
  124. EXTI->FPR1 = EXTI_IMR1_IM14;
  125. Flag.RTC_IRQ = 1;
  126. ES_PlaceEvent(evNewSecond);
  127. /* USER CODE END LL_EXTI_LINE_14_RISING */
  128. }
  129. /* USER CODE BEGIN EXTI4_15_IRQn 1 */
  130. /* USER CODE END EXTI4_15_IRQn 1 */
  131. }
  132. /**
  133. * @brief This function handles DMA1 channel 1 interrupt.
  134. */
  135. void DMA1_Channel1_IRQHandler(void)
  136. {
  137. /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  138. if (LL_DMA_IsActiveFlag_TC1(DMA1) != 0) {
  139. DMA1->IFCR |= DMA_IFCR_CTCIF1; // reset IRQ flag
  140. Flag.SPI_TX_End = 1;
  141. /* Stop SPI-DMA transfer */
  142. DMA1_Channel1->CCR &= ~DMA_CCR_EN;
  143. /* Wait for end SPI transmit */
  144. LATCH_DOWN;
  145. while ((SPI1->SR & SPI_SR_FTLVL) != 0) {};
  146. while ((SPI1->SR & SPI_SR_BSY) != 0) {};
  147. LATCH_UP;
  148. }
  149. /* USER CODE END DMA1_Channel1_IRQn 0 */
  150. /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  151. /* USER CODE END DMA1_Channel1_IRQn 1 */
  152. }
  153. /**
  154. * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  155. */
  156. void DMA1_Channel2_3_IRQHandler(void)
  157. {
  158. /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
  159. if (LL_DMA_IsActiveFlag_TC2(DMA1) != 0) {
  160. /* reset IRQ flag */
  161. DMA1->IFCR |= DMA_IFCR_CTCIF2;
  162. /* Disable DMA channels for I2C RX */
  163. DMA1_Channel2->CCR &= ~DMA_CCR_EN;
  164. Flag.I2C_RX_End = 1;
  165. }
  166. if (LL_DMA_IsActiveFlag_TE2(DMA1) != 0) {
  167. DMA1->IFCR |= DMA_IFCR_CTEIF2;
  168. DMA1_Channel2->CCR &= ~DMA_CCR_EN;
  169. Flag.I2C_RX_End = 1;
  170. Flag.I2C_RX_Err = 1;
  171. }
  172. /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  173. /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */
  174. if ((DMA1->ISR & DMA_ISR_TCIF3) != 0) {
  175. /* reset IRQ flag */
  176. DMA1->IFCR |= DMA_IFCR_CTCIF3;
  177. /* Disable DMA channels for I2C TX */
  178. DMA1_Channel3->CCR &= ~DMA_CCR_EN;
  179. Flag.I2C_TX_End = 1;
  180. }
  181. if ((DMA1->ISR & DMA_ISR_TEIF3) != 0) {
  182. DMA1->IFCR |= DMA_IFCR_CTEIF3;
  183. DMA1_Channel3->CCR &= ~DMA_CCR_EN;
  184. Flag.I2C_TX_End = 1;
  185. Flag.I2C_TX_Err = 1;
  186. }
  187. /* USER CODE END DMA1_Channel2_3_IRQn 1 */
  188. }
  189. /**
  190. * @brief This function handles TIM14 global interrupt.
  191. */
  192. void TIM14_IRQHandler(void)
  193. {
  194. /* USER CODE BEGIN TIM14_IRQn 0 */
  195. if ((TIM14->SR & TIM_SR_UIF) != 0) {
  196. /* Update interrupt flag */
  197. TIM14->SR |= TIM_SR_UIF;
  198. }
  199. /* USER CODE END TIM14_IRQn 0 */
  200. /* USER CODE BEGIN TIM14_IRQn 1 */
  201. if ((TIM14->SR & TIM_SR_CC1IF) != 0) {
  202. /* Capture/Compare Interrupt */
  203. TIM14->SR |= TIM_SR_CC1IF;
  204. /* disable unneeded channel */
  205. if (Flag.Blink_1 != 0) {
  206. TUBE_A_OFF;
  207. }
  208. if (Flag.Blink_2 != 0) {
  209. TUBE_B_OFF;
  210. }
  211. if (Flag.Blink_3 != 0) {
  212. TUBE_C_OFF;
  213. }
  214. if (Flag.Blink_4 != 0) {
  215. TUBE_D_OFF;
  216. }
  217. if (Flag.Blink_5 != 0) {
  218. TUBE_E_OFF;
  219. }
  220. }
  221. /* USER CODE END TIM14_IRQn 1 */
  222. }
  223. /**
  224. * @brief This function handles TIM16 global interrupt.
  225. */
  226. void TIM16_IRQHandler(void)
  227. {
  228. /* USER CODE BEGIN TIM16_IRQn 0 */
  229. if ((TIM16->SR & TIM_SR_UIF) != 0) {
  230. /* Update interrupt flag */
  231. TIM16->SR |= TIM_SR_UIF;
  232. }
  233. /* USER CODE END TIM16_IRQn 0 */
  234. /* USER CODE BEGIN TIM16_IRQn 1 */
  235. /* USER CODE END TIM16_IRQn 1 */
  236. }
  237. /**
  238. * @brief This function handles TIM17 global interrupt.
  239. */
  240. void TIM17_IRQHandler(void)
  241. {
  242. /* USER CODE BEGIN TIM17_IRQn 0 */
  243. if ((TIM17->SR & TIM_SR_UIF) != 0) {
  244. /* Update interrupt flag */
  245. TIM17->SR |= TIM_SR_UIF;
  246. }
  247. /* USER CODE END TIM17_IRQn 0 */
  248. /* USER CODE BEGIN TIM17_IRQn 1 */
  249. /* USER CODE END TIM17_IRQn 1 */
  250. }
  251. /**
  252. * @brief This function handles SPI1 global interrupt.
  253. */
  254. void SPI1_IRQHandler(void)
  255. {
  256. /* USER CODE BEGIN SPI1_IRQn 0 */
  257. /* USER CODE END SPI1_IRQn 0 */
  258. /* USER CODE BEGIN SPI1_IRQn 1 */
  259. /* USER CODE END SPI1_IRQn 1 */
  260. }
  261. /**
  262. * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  263. */
  264. void USART1_IRQHandler(void)
  265. {
  266. /* USER CODE BEGIN USART1_IRQn 0 */
  267. /* USER CODE END USART1_IRQn 0 */
  268. /* USER CODE BEGIN USART1_IRQn 1 */
  269. /* USER CODE END USART1_IRQn 1 */
  270. }
  271. /* USER CODE BEGIN 1 */
  272. /* USER CODE END 1 */
  273. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/