|
|
@@ -1,26 +1,26 @@
|
|
|
STM8S003F3P6
|
|
|
---
|
|
|
GPIO:
|
|
|
-1 Seg_D PD4/UART1_CK/TIM2_CH1/BEEP/(HS)
|
|
|
-2 TX PD5/UART1_TX/AIN5/(HS)
|
|
|
-3 RX PD6/UART1_RX/AIN6/(HS)
|
|
|
+1 pin PD4/UART1_CK/TIM2_CH1/BEEP/(HS)
|
|
|
+2 - PD5/UART1_TX/AIN5/(HS)
|
|
|
+3 Switch PD6/UART1_RX/AIN6/(HS)
|
|
|
4 NRST
|
|
|
-5 Clock, L->H PA1/OSCIN
|
|
|
-6 Data PA2/OSCOUT
|
|
|
+5 Seg_C PA1/OSCIN
|
|
|
+6 Seg_G PA2/OSCOUT
|
|
|
7 GND
|
|
|
8 Vcap
|
|
|
9 Vdd
|
|
|
-10 Seg_DP PA3/TIM2_CH3/[SPI_NSS](HS)
|
|
|
-11 SDA PB5/I2C_SDA[TIM1_BKIN](T)
|
|
|
-12 SCL PB4/I2C_SCL[ADC_ETR](T)
|
|
|
-13 Seg_A PC3/TIM1_CH3[TLI] [TIM1_CH1N](HS)
|
|
|
-14 Seg_F PC4/TIM1_CH4/CLK_CCO/AIN2/[TIM1_CH2N](HS)
|
|
|
-15 Seg_B PC5/SPI_SCK[TIM2_CH1](HS)
|
|
|
-16 Seg_E PC6/SPI_MOSI[TIM1_CH1](HS)
|
|
|
-17 Seg_G PC7/SPI_MISO[TIM1_CH2](HS)
|
|
|
-18 Seg_C PD1/SWIM(HS)
|
|
|
-19 ADC_U PD2/AIN3/[TIM2_CH3](HS)
|
|
|
-20 ADC_I PD3/AIN4/TIM2_CH2/ADC_ETR(HS)
|
|
|
+10 pin PA3/TIM2_CH3/[SPI_NSS](HS)
|
|
|
+11 Seg_D PB5/I2C_SDA[TIM1_BKIN](T)
|
|
|
+12 Seg_H PB4/I2C_SCL[ADC_ETR](T)
|
|
|
+13 SDO PC3/TIM1_CH3[TLI] [TIM1_CH1N](HS)
|
|
|
+14 ADC_I PC4/TIM1_CH4/CLK_CCO/AIN2/[TIM1_CH2N](HS)
|
|
|
+15 SCK PC5/SPI_SCK[TIM2_CH1](HS)
|
|
|
+16 Seg_B PC6/SPI_MOSI[TIM1_CH1](HS)
|
|
|
+17 Seg_E PC7/SPI_MISO[TIM1_CH2](HS)
|
|
|
+18 Seg_A PD1/SWIM(HS)
|
|
|
+19 Seg_F PD2/AIN3/[TIM2_CH3](HS)
|
|
|
+20 ADC_U PD3/AIN4/TIM2_CH2/ADC_ETR(HS)
|
|
|
---
|
|
|
Timers:
|
|
|
T1 - 16 bit, prescaler 1..65535, up/down, 4 ch, ext trg, encoder mode.
|
Volodymyr Shylov