board.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355
  1. #include "board.h"
  2. #include "stm32g0xx_ll_rcc.h"
  3. #include "stm32g0xx_ll_bus.h"
  4. #include "stm32g0xx_ll_gpio.h"
  5. #include "stm32g0xx_ll_usart.h"
  6. /* private functions */
  7. static void TIM1_Init(void);
  8. static void TIM3_Init(void);
  9. static void TIM14_Init(void);
  10. static void TIM16_Init(void);
  11. static void TIM17_Init(void);
  12. static void USART1_UART_Init(void);
  13. /* Board perephireal Configuration */
  14. void Board_Init(void)
  15. {
  16. /* Start RGB & Tube Power PWM */
  17. TIM1_Init();
  18. TIM3_Init();
  19. //TIM14_Init();
  20. //TIM16_Init();
  21. //TIM17_Init();
  22. USART1_UART_Init();
  23. }
  24. /**
  25. * @brief System Clock Configuration
  26. * @retval None
  27. */
  28. void SystemClock_Config(void)
  29. {
  30. /* HSI configuration and activation */
  31. LL_RCC_HSI_Enable();
  32. while(LL_RCC_HSI_IsReady() != 1)
  33. {
  34. }
  35. /* Main PLL configuration and activation */
  36. LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_2, 9, LL_RCC_PLLR_DIV_3);
  37. LL_RCC_PLL_Enable();
  38. LL_RCC_PLL_EnableDomain_SYS();
  39. while(LL_RCC_PLL_IsReady() != 1)
  40. {
  41. }
  42. /* Set AHB prescaler*/
  43. LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
  44. /* Sysclk activation on the main PLL */
  45. LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
  46. while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
  47. {
  48. }
  49. /* Set APB1 prescaler*/
  50. LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  51. LL_Init1msTick(24000000);
  52. /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  53. LL_SetSystemCoreClock(24000000);
  54. /* Select I2C clock source */
  55. LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
  56. }
  57. /**
  58. * @brief TIM1 Initialization Function
  59. * @param None
  60. * @retval None
  61. */
  62. static void TIM1_Init(void)
  63. {
  64. /* Peripheral clock TIM1 enable */
  65. RCC->APBENR2 |= RCC_APBENR2_TIM1EN;
  66. /* Peripheral clock GPIOA enable */
  67. RCC->IOPENR |= RCC_IOPENR_GPIOAEN;
  68. /* target clock - 200 Hz */
  69. TIM1->PSC = TIM1_PSC; // prescaler
  70. TIM1->ARR = TIM1_ARR; // auto reload value
  71. TIM1->CR1 = TIM_CR1_ARPE;
  72. // initial pwm value
  73. TIM1->CCR1 = PWM_TUBE_INIT_VAL;
  74. TIM1->CCR2 = PWM_LED_INIT_VAL;
  75. TIM1->CCR3 = PWM_LED_INIT_VAL;
  76. TIM1->CCR4 = PWM_LED_INIT_VAL;
  77. // pwm mode 1 for 4 chanels
  78. TIM1->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  79. TIM1->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  80. // reset int flag - not needed, int unused
  81. //TIM1->SR |= TIM_SR_UIF;
  82. TIM1->BDTR = TIM_BDTR_MOE; // enable main output
  83. TIM1->EGR = TIM_EGR_UG; // force timer update
  84. /* TIM1 CC_EnableChannel */
  85. TIM1->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  86. /* TIM_EnableCounter */
  87. TIM1->CR1 |= TIM_CR1_CEN;
  88. /** TIM1 GPIO Configuration
  89. PA8 ------> TIM1_CH1
  90. PA9 ------> TIM1_CH2
  91. PA10 ------> TIM1_CH3
  92. PA11 [PA9] ------> TIM1_CH4
  93. */
  94. GPIO_SetPinMode(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_MODE_AFF);
  95. GPIO_SetPinSpeed(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_OSPEED_HI);
  96. GPIO_SetPinPull(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_PUPDR_DW);
  97. GPIO_SetAFPin_8_15(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_AF_2);
  98. GPIO_SetPinMode(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_MODE_AFF);
  99. GPIO_SetPinSpeed(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_OSPEED_HI);
  100. GPIO_SetPinPull(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_PUPDR_DW);
  101. GPIO_SetAFPin_8_15(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_AF_2);
  102. GPIO_SetPinMode(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_MODE_AFF);
  103. GPIO_SetPinSpeed(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_OSPEED_HI);
  104. GPIO_SetPinPull(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_PUPDR_DW);
  105. GPIO_SetAFPin_8_15(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_AF_2);
  106. GPIO_SetPinMode(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_MODE_AFF);
  107. GPIO_SetPinSpeed(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_OSPEED_HI);
  108. GPIO_SetPinPull(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_PUPDR_DW);
  109. GPIO_SetAFPin_8_15(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_AF_2);
  110. }
  111. /**
  112. * @brief TIM3 Initialization Function
  113. * @param None
  114. * @retval None
  115. */
  116. static void TIM3_Init(void)
  117. {
  118. /* Peripheral clock TIM1 enable */
  119. RCC->APBENR1 |= RCC_APBENR1_TIM3EN;
  120. /* Peripheral clock GPIOA and GPIOB enable */
  121. RCC->IOPENR |= (RCC_IOPENR_GPIOAEN | RCC_IOPENR_GPIOBEN);
  122. /* target clock - 200 Hz */
  123. TIM3->PSC = TIM3_PSC; // prescaler
  124. TIM3->ARR = TIM3_ARR; // auto reload value
  125. TIM3->CR1 = TIM_CR1_ARPE;
  126. // initial pwm value
  127. TIM3->CCR1 = PWM_TUBE_INIT_VAL;
  128. TIM3->CCR2 = PWM_TUBE_INIT_VAL;
  129. TIM3->CCR3 = PWM_TUBE_INIT_VAL;
  130. TIM3->CCR4 = PWM_TUBE_INIT_VAL;
  131. // pwm mode 1 for 4 chanels
  132. TIM3->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  133. TIM3->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  134. // launch timer
  135. TIM3->EGR = TIM_EGR_UG; // force timer update
  136. /* TIM3 TIM_CC_EnableChannel */
  137. TIM3->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  138. /* TIM3 enable */
  139. TIM3->CR1 |= TIM_CR1_CEN;
  140. /**TIM3 GPIO Configuration
  141. PA6 ------> TIM3_CH1
  142. PA7 ------> TIM3_CH2
  143. PB0 ------> TIM3_CH3
  144. PB1 ------> TIM3_CH4
  145. */
  146. GPIO_SetPinMode(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_MODE_AFF);
  147. GPIO_SetPinSpeed(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_OSPEED_HI);
  148. GPIO_SetPinPull(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_PUPDR_DW);
  149. GPIO_SetAFPin_0_7(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_AF_1);
  150. GPIO_SetPinMode(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_MODE_AFF);
  151. GPIO_SetPinSpeed(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_OSPEED_HI);
  152. GPIO_SetPinPull(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_PUPDR_DW);
  153. GPIO_SetAFPin_0_7(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_AF_1);
  154. GPIO_SetPinMode(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_MODE_AFF);
  155. GPIO_SetPinSpeed(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_OSPEED_HI);
  156. GPIO_SetPinPull(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_PUPDR_DW);
  157. GPIO_SetAFPin_0_7(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_AF_1);
  158. GPIO_SetPinMode(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_MODE_AFF);
  159. GPIO_SetPinSpeed(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_OSPEED_HI);
  160. GPIO_SetPinPull(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_PUPDR_DW);
  161. GPIO_SetAFPin_0_7(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_AF_1);
  162. }
  163. /**
  164. * @brief TIM14 Initialization Function
  165. * @param None
  166. * @retval None
  167. * @desc "Блинкование" разрядами - 0,75/0,25 сек вкл/выкл.
  168. */
  169. static void TIM14_Init(void)
  170. {
  171. /* Peripheral clock enable */
  172. RCC->APBENR2 |= RCC_APBENR2_TIM14EN;
  173. /* TIM14 interrupt Init */
  174. NVIC_SetPriority(TIM14_IRQn, 0);
  175. NVIC_EnableIRQ(TIM14_IRQn);
  176. /* Set TIM14 for 1 sec period */
  177. TIM14->PSC = TIM14_PSC;
  178. TIM14->ARR = TIM14_ARR;
  179. /* Enable: Auto-reload preload, One-pulse mode, */
  180. TIM14->CR1 = (TIM_CR1_ARPE | TIM_CR1_OPM);
  181. /* OC or PWM? (for pwm - (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) ) , Output compare 1 preload */
  182. TIM14->CCMR1 = (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1PE);
  183. /* Enable Channel_1 or no needed ??? */
  184. TIM14->CCER = TIM_CCER_CC1E;
  185. /* Impulse value in msek */
  186. TIM14->CCR1 = TIM14_PULSE_VAL;
  187. /* Enable IRQ for Update end CaptureCompare envents or only CC ??? */
  188. //TIM14->DIER = (TIM_DIER_UIE | TIM_DIER_CC1IE);
  189. TIM14->DIER = TIM_DIER_CC1IE;
  190. }
  191. /**
  192. * На старте активируем все каналы, при совпадении отключаем (не)нужные.
  193. */
  194. void Blink_Start(void)
  195. {
  196. /* enable all channels */
  197. TUBE_ALL_ON;
  198. /* clear IRQ flag */
  199. TIM14->SR |= TIM_SR_CC1IF;
  200. /* clear counter value */
  201. TIM14->CNT = 0;
  202. /* enable timer */
  203. TIM14->CR1 |= TIM_CR1_CEN;
  204. }
  205. void Blink_Stop(void)
  206. {
  207. /* disable timer */
  208. TIM14->CR1 &= ~(TIM_CR1_CEN);
  209. /* On all tubes */
  210. TUBE_ALL_ON;
  211. }
  212. /**
  213. * @brief TIM16 Initialization Function
  214. * @param None
  215. * @retval None
  216. */
  217. static void TIM16_Init(void)
  218. {
  219. /* Peripheral clock enable */
  220. RCC->APBENR2 |= RCC_APBENR2_TIM16EN;
  221. /* TIM16 interrupt Init */
  222. NVIC_SetPriority(TIM16_IRQn, 0);
  223. NVIC_EnableIRQ(TIM16_IRQn);
  224. /* setup clock */
  225. TIM16->PSC = TIM16_PSC; // prescaler
  226. TIM16->ARR = TIM16_ARR; // auto reload value
  227. TIM16->CR1 = TIM_CR1_ARPE;
  228. // initial pwm value
  229. //TIM16->CCR1 = TIM16_PWM_VAL;
  230. // pwm mode 1 for 1 chanel
  231. TIM16->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  232. // reset int flag
  233. TIM16->SR |= TIM_SR_UIF;
  234. TIM16->BDTR = TIM_BDTR_MOE; // enable main output
  235. TIM16->EGR = TIM_EGR_UG; // force timer update
  236. /* TIM16 CC_EnableChannel */
  237. TIM16->CCER = TIM_CCER_CC1E;
  238. /* TIM_EnableCounter */
  239. TIM16->CR1 |= TIM_CR1_CEN;
  240. /* Enable IRQ */
  241. TIM16->DIER = TIM_DIER_UIE;
  242. }
  243. /**
  244. * @brief TIM17 Initialization Function
  245. * @param None
  246. * @retval None
  247. */
  248. static void TIM17_Init(void)
  249. {
  250. /* Peripheral clock enable */
  251. RCC->APBENR2 |= RCC_APBENR2_TIM17EN;
  252. /* TIM17 interrupt Init */
  253. NVIC_SetPriority(TIM17_IRQn, 0);
  254. NVIC_EnableIRQ(TIM17_IRQn);
  255. /* setup clock */
  256. TIM17->PSC = TIM17_PSC; // prescaler
  257. TIM17->ARR = TIM17_ARR; // auto reload value
  258. TIM17->CR1 = TIM_CR1_ARPE;
  259. // initial pwm value
  260. //TIM17->CCR1 = TIM17_PWM_VAL;
  261. // pwm mode 1 for 1 chanel
  262. TIM17->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  263. // reset int flag
  264. TIM17->SR |= TIM_SR_UIF;
  265. TIM17->BDTR = TIM_BDTR_MOE; // enable main output
  266. TIM17->EGR = TIM_EGR_UG; // force timer update
  267. /* TIM17 CC_EnableChannel */
  268. TIM17->CCER = TIM_CCER_CC1E;
  269. /* TIM_EnableCounter */
  270. TIM17->CR1 |= TIM_CR1_CEN;
  271. /* Enable IRQ */
  272. TIM17->DIER = TIM_DIER_UIE;
  273. }
  274. /**
  275. * @brief USART1 Initialization Function
  276. * @param None
  277. * @retval None
  278. */
  279. static void USART1_UART_Init(void)
  280. {
  281. /* Peripheral clock enable */
  282. RCC->APBENR2 |= RCC_APBENR2_USART1EN;
  283. RCC->IOPENR |= RCC_IOPENR_GPIOBEN;
  284. /**USART1 GPIO Configuration
  285. PB6 ------> USART1_TX
  286. PB7 ------> USART1_RX
  287. */
  288. GPIO_SetPinMode(GPIOB, GPIO_PIN_6, GPIO_MODE_AFF);
  289. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_6, GPIO_OSPEED_HI);
  290. GPIO_SetPinMode(GPIOB, GPIO_PIN_7, GPIO_MODE_AFF);
  291. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_7, GPIO_OSPEED_HI);
  292. /* USART1 interrupt Init */
  293. NVIC_SetPriority(USART1_IRQn, 0);
  294. NVIC_EnableIRQ(USART1_IRQn);
  295. USART1->CR1 |= (USART_CR1_TE |USART_CR1_RE);
  296. USART1->BRR = 138;
  297. /* USART1 Enable */
  298. USART1->CR1 |= USART_CR1_UE;
  299. /* Polling USART1 initialisation */
  300. while((!(USART1->ISR & USART_ISR_TEACK)) || (!(USART1->ISR & USART_ISR_REACK)))
  301. {
  302. }
  303. }