board.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803
  1. #include "board.h"
  2. /* private defines */
  3. #define SPI_BUFFER_SIZE 5
  4. /* private variables */
  5. /**
  6. * Nixi Tube cathodes map in Byte Array:
  7. * {E0 E9 E8 E7 E6 E5 E4 E3}
  8. * {E2 E1 D0 D9 D8 D7 D6 D5}
  9. * {D4 D3 D2 D1 B0 B9 B8 B7}
  10. * {B6 B5 B4 B3 B2 B1 A0 A9}
  11. * {A8 A7 A6 A5 A4 A3 A2 A1}
  12. *
  13. * Shift register bit map in Tube cathodes (from 0 to 1):
  14. * {5.7 5.6 5.5 5.4 5.3 5.2 5.1 5.0 4.7 4.6} VL5/E
  15. * {4.5 4.4 4.3 4.2 4.1 4.0 3.7 3.6 3.5 3.4} VL4/D
  16. * {3.3 3.2 3.1 3.0 2.7 2.6 2.5 2.4 2.3 2.2} VL2/B
  17. * {2.1 2.0 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1.0} VL1/A
  18. */
  19. static const uint16_t nixieCathodeMap[4][10] = {
  20. {0x8000, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000},
  21. {0x2000, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0800, 0x1000},
  22. {0x0800, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400},
  23. {0x0200, 0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100}
  24. };
  25. //static const uint8_t nixieCathodeMask[4][2] = {{0x00, 0x3f}, {0xc0, 0x0f}, {0xf0, 0x03}, {0xc0, 0x00}};
  26. static uint8_t tubesBuffer[SPI_BUFFER_SIZE] = {0};
  27. /* private typedef */
  28. /* private functions */
  29. static void _show_digits(const uint32_t digits);
  30. static void GPIO_Init(void);
  31. static void DMA_Init(void);
  32. static void I2C1_Init(void);
  33. static void SPI1_Init(void);
  34. static void TIM1_Init(void);
  35. static void TIM3_Init(void);
  36. static void TIM14_Init(void);
  37. static void TIM16_Init(void);
  38. static void TIM17_Init(void);
  39. static void USART1_UART_Init(void);
  40. /* Board perephireal Configuration */
  41. void Board_Init(void)
  42. {
  43. /* Main peripheral clock enable */
  44. RCC->APBENR1 = (RCC_APBENR1_PWREN | RCC_APBENR1_I2C1EN | RCC_APBENR1_TIM3EN);
  45. RCC->APBENR2 = (RCC_APBENR2_SYSCFGEN | RCC_APBENR2_SPI1EN | RCC_APBENR2_TIM1EN);
  46. /* GPIO Ports Clock Enable */
  47. RCC->IOPENR = (RCC_IOPENR_GPIOAEN | RCC_IOPENR_GPIOBEN | RCC_IOPENR_GPIOCEN);
  48. /* Peripheral interrupt init*/
  49. /* RCC_IRQn interrupt configuration */
  50. NVIC_SetPriority(RCC_IRQn, 0);
  51. NVIC_EnableIRQ(RCC_IRQn);
  52. /* Configure the system clock */
  53. SystemClock_Config();
  54. /* Processor uses sleep as its low power mode */
  55. SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
  56. /* DisableSleepOnExit */
  57. SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPONEXIT_Msk);
  58. /* Initialize all configured peripherals */
  59. GPIO_Init();
  60. DMA_Init();
  61. I2C1_Init();
  62. SPI1_Init();
  63. /** Star SPI transfer to shift registers */
  64. /* Set DMA source and destination addresses. */
  65. /* Source: Address of the SPI buffer. */
  66. DMA1_Channel1->CMAR = (uint32_t)&tubesBuffer;
  67. /* Destination: SPI1 data register. */
  68. DMA1_Channel1->CPAR = (uint32_t)&(SPI1->DR);
  69. /* Set DMA data transfer length (SPI buffer length). */
  70. DMA1_Channel1->CNDTR = SPI_BUFFER_SIZE;
  71. /* Enable SPI transfer */
  72. SPI1->CR1 |= SPI_CR1_SPE;
  73. Flag.SPI_TX_End = 1;
  74. /* Enable tube power */
  75. TUBE_PWR_ON;
  76. /* display work now */
  77. /* Start RGB & Tube Power PWM */
  78. TIM1_Init();
  79. TIM3_Init();
  80. /* Blink timer */
  81. TIM14_Init();
  82. //TIM16_Init();
  83. //TIM17_Init();
  84. //USART1_UART_Init();
  85. }
  86. /**
  87. * @brief Out digits to SPI buffer. ON/off tube power.
  88. * @param : array with four BCD digits
  89. * @retval : None
  90. */
  91. void showDigits(tube4_t dig)
  92. {
  93. static uint32_t old_dig = 0;
  94. uint8_t st = 0, ov = FADE_START;
  95. // if (old_dig == dig.u32) {
  96. // _show_digits(dig.u32);
  97. // } else {
  98. if (old_dig != dig.u32) {
  99. while (ov < FADE_STOP) {
  100. if (st == 0) {
  101. // new tube value
  102. st = 1;
  103. _show_digits(dig.u32);
  104. ov += FADE_STEP;
  105. tdelay_ms(ov);
  106. } else {
  107. // old tube value
  108. st = 0;
  109. _show_digits(old_dig);
  110. tdelay_ms(FADE_STOP - ov);
  111. }
  112. } // End of while
  113. old_dig = dig.u32;
  114. } // End of if-else
  115. }
  116. void slideDigits(tube4_t dig) {
  117. tube4_t buf;
  118. const uint8_t pause = 100;;
  119. buf.s8.tA = 0xf;
  120. buf.s8.tB = 0xf;
  121. buf.s8.tD = 0xf;
  122. buf.s8.tE = 0xf;
  123. _show_digits(buf.u32);
  124. tdelay_ms(pause);
  125. buf.s8.tE = dig.s8.tA;
  126. _show_digits(buf.u32);
  127. tdelay_ms(pause);
  128. buf.s8.tD = dig.s8.tA;
  129. buf.s8.tE = dig.s8.tB;
  130. _show_digits(buf.u32);
  131. tdelay_ms(pause);
  132. buf.s8.tB = dig.s8.tA;
  133. buf.s8.tD = dig.s8.tB;
  134. buf.s8.tE = dig.s8.tD;
  135. _show_digits(buf.u32);
  136. tdelay_ms(pause);
  137. buf.s8.tA = dig.s8.tA;
  138. buf.s8.tB = dig.s8.tB;
  139. buf.s8.tD = dig.s8.tD;
  140. buf.s8.tE = dig.s8.tE;
  141. _show_digits(buf.u32);
  142. tdelay_ms(pause);
  143. buf.s8.tA = dig.s8.tB;
  144. buf.s8.tB = dig.s8.tD;
  145. buf.s8.tD = dig.s8.tE;
  146. buf.s8.tE = 0xf;
  147. _show_digits(buf.u32);
  148. tdelay_ms(pause);
  149. buf.s8.tA = dig.s8.tD;
  150. buf.s8.tB = dig.s8.tE;
  151. buf.s8.tD = 0xf;
  152. _show_digits(buf.u32);
  153. tdelay_ms(pause);
  154. buf.s8.tA = dig.s8.tE;
  155. buf.s8.tB = 0xf;
  156. _show_digits(buf.u32);
  157. tdelay_ms(pause);
  158. buf.s8.tA = 0xf;
  159. _show_digits(buf.u32);
  160. tdelay_ms(pause);
  161. }
  162. static void _show_digits(const uint32_t digits)
  163. {
  164. tube4_t dig;
  165. dig.u32 = digits;
  166. /* Clear buffer */
  167. tubesBuffer[0] = 0;
  168. tubesBuffer[1] = 0;
  169. tubesBuffer[2] = 0;
  170. tubesBuffer[3] = 0;
  171. tubesBuffer[4] = 0;
  172. /* check values range */
  173. int i;
  174. for (i=0; i<4; i++) {
  175. if (dig.ar[i] > 9) {
  176. if (dig.ar[i] != 0xf) {
  177. dig.ar[i] = 0;
  178. }
  179. }
  180. }
  181. /* Wait for SPI */
  182. while (Flag.SPI_TX_End == 0);
  183. Flag.SPI_TX_End = 0;
  184. /* Feel buffer */
  185. tubesBuffer[0] = (uint8_t)(nixieCathodeMap[Tube_E][dig.s8.tE] >> 8);
  186. tubesBuffer[1] = (uint8_t)((nixieCathodeMap[Tube_E][dig.s8.tE]) | (nixieCathodeMap[Tube_D][dig.s8.tD] >> 8));
  187. tubesBuffer[2] = (uint8_t)((nixieCathodeMap[Tube_D][dig.s8.tD]) | (nixieCathodeMap[Tube_B][dig.s8.tB] >> 8));
  188. tubesBuffer[3] = (uint8_t)((nixieCathodeMap[Tube_B][dig.s8.tB]) | (nixieCathodeMap[Tube_A][dig.s8.tA] >> 8));
  189. tubesBuffer[4] = (uint8_t)(nixieCathodeMap[Tube_A][dig.s8.tA]);
  190. /* Start DMA transfer to SPI */
  191. DMA1_Channel1->CCR |= DMA_CCR_EN;
  192. /* On/Off tube power */
  193. for (i=0; i<4; i++) {
  194. if (dig.ar[i] == 0xf) {
  195. tube_PowerOff((tube_pos_t)i);
  196. } else {
  197. tube_PowerOn((tube_pos_t)i);
  198. }
  199. }
  200. }
  201. void tube_PowerOn(tube_pos_t tube)
  202. {
  203. switch (tube) {
  204. case Tube_A:
  205. TUBE_A_ON;
  206. break;
  207. case Tube_B:
  208. TUBE_B_ON;
  209. break;
  210. case Tube_D:
  211. TUBE_D_ON;
  212. break;
  213. case Tube_E:
  214. TUBE_E_ON;
  215. break;
  216. case Tube_All:
  217. TUBE_ALL_ON;
  218. break;
  219. default:
  220. break;
  221. }
  222. }
  223. void tube_PowerOff(tube_pos_t tube)
  224. {
  225. switch (tube) {
  226. case Tube_A:
  227. TUBE_A_OFF;
  228. break;
  229. case Tube_B:
  230. TUBE_B_OFF;
  231. break;
  232. case Tube_D:
  233. TUBE_D_OFF;
  234. break;
  235. case Tube_E:
  236. TUBE_E_OFF;
  237. break;
  238. case Tube_All:
  239. TUBE_ALL_OFF;
  240. break;
  241. default:
  242. break;
  243. }
  244. }
  245. void tube_BrightLevel(tube_pos_t tube, uint8_t bright)
  246. {
  247. switch (tube) {
  248. case Tube_A:
  249. TUBE_A_BRIGHT(bright);
  250. break;
  251. case Tube_B:
  252. TUBE_B_BRIGHT(bright);
  253. break;
  254. case Tube_C:
  255. TUBE_C_BRIGHT(bright);
  256. break;
  257. case Tube_D:
  258. TUBE_D_BRIGHT(bright);
  259. break;
  260. case Tube_E:
  261. TUBE_E_BRIGHT(bright);
  262. break;
  263. case Tube_All:
  264. TUBES_BRIGHT(bright);
  265. break;
  266. default:
  267. break;
  268. }
  269. }
  270. /**
  271. * @brief System Clock Configuration
  272. * @retval None
  273. */
  274. void SystemClock_Config(void)
  275. {
  276. /* HSI configuration and activation */
  277. RCC->CR |= RCC_CR_HSION; // Enable HSI
  278. while((RCC->CR & RCC_CR_HSIRDY) == 0);
  279. /* Main PLL configuration and activation */
  280. //RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR);
  281. RCC->PLLCFGR = (RCC_PLLCFGR_PLLSRC_HSI | RCC_PLLCFGR_PLLM_0 | (9 << RCC_PLLCFGR_PLLN_Pos) | RCC_PLLCFGR_PLLR_1);
  282. RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // RCC_PLL_EnableDomain_SYS
  283. RCC->CR |= RCC_CR_PLLON; // RCC_PLL_Enable
  284. while((RCC->CR & RCC_CR_PLLRDY) == 0);
  285. /* Sysclk activation on the main PLL */
  286. RCC->CFGR &= RCC_CFGR_SW;
  287. RCC->CFGR |= RCC_CFGR_SW_1;
  288. while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1);
  289. /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  290. SystemCoreClock = 24000000;
  291. /* Set I2C Clock Source */
  292. RCC->CCIPR &= ~(RCC_CCIPR_I2C1SEL);
  293. RCC->CCIPR |= RCC_CCIPR_I2C1SEL_1;
  294. }
  295. /**
  296. * @brief GPIO Initialization Function
  297. * @param None
  298. * @retval None
  299. */
  300. static void GPIO_Init(void)
  301. {
  302. /* EXTI Line: falling, no pull, input */
  303. // interrupt on line 14
  304. EXTI->IMR1 |= EXTI_IMR1_IM14;
  305. // wake-up with event ?
  306. //EXTI->EMR1 |= EXTI_EMR1_EM14;
  307. // TRIGGER FALLING
  308. EXTI->FTSR1 = EXTI_FTSR1_FT14;
  309. // external interrupt selection - PC14 to EXTI14
  310. EXTI->EXTICR[3] = EXTI_EXTICR4_EXTI14_1;
  311. /* EXTI interrupt init*/
  312. NVIC_SetPriority(EXTI4_15_IRQn, 0);
  313. NVIC_EnableIRQ(EXTI4_15_IRQn);
  314. /* set GPIO modes */
  315. GPIO_SetPinMode(IRQ_GPIO_Port, IRQ_Pin, GPIO_MODE_IN);
  316. GPIO_SetPinPull(IRQ_GPIO_Port, IRQ_Pin, GPIO_PUPDR_UP);
  317. /* L0, L1, L2, L3 - IN-15 symbols control, PP out, high speed, pull down */
  318. GPIO_SetPinMode(LC0_GPIO_Port, LC0_Pin, GPIO_MODE_OUT);
  319. GPIO_SetPinSpeed(LC0_GPIO_Port, LC0_Pin, GPIO_OSPEED_HI);
  320. GPIO_SetPinPull(LC0_GPIO_Port, LC0_Pin, GPIO_PUPDR_DW);
  321. GPIO_SetPinMode(LC1_GPIO_Port, LC1_Pin, GPIO_MODE_OUT);
  322. GPIO_SetPinSpeed(LC1_GPIO_Port, LC1_Pin, GPIO_OSPEED_HI);
  323. GPIO_SetPinPull(LC1_GPIO_Port, LC1_Pin, GPIO_PUPDR_DW);
  324. GPIO_SetPinMode(LC2_GPIO_Port, LC2_Pin, GPIO_MODE_OUT);
  325. GPIO_SetPinSpeed(LC2_GPIO_Port, LC2_Pin, GPIO_OSPEED_HI);
  326. GPIO_SetPinPull(LC2_GPIO_Port, LC2_Pin, GPIO_PUPDR_DW);
  327. GPIO_SetPinMode(LC3_GPIO_Port, LC3_Pin, GPIO_MODE_OUT);
  328. GPIO_SetPinSpeed(LC3_GPIO_Port, LC3_Pin, GPIO_OSPEED_HI);
  329. GPIO_SetPinPull(LC3_GPIO_Port, LC3_Pin, GPIO_PUPDR_DW);
  330. /* Pwer Shutdown: PP out, high speed, pull down */
  331. GPIO_SetPinMode(SHDN_GPIO_Port, SHDN_Pin, GPIO_MODE_OUT);
  332. GPIO_SetPinSpeed(SHDN_GPIO_Port, SHDN_Pin, GPIO_OSPEED_HI);
  333. GPIO_SetPinPull(SHDN_GPIO_Port, SHDN_Pin, GPIO_PUPDR_DW);
  334. /* SPI Latch: OD out, high speed, no pull */
  335. GPIO_SetPinMode(Latch_GPIO_Port, Latch_Pin, GPIO_MODE_OUT);
  336. GPIO_SetPinOutputType(Latch_GPIO_Port, Latch_Pin, GPIO_OTYPE_OD);
  337. GPIO_SetPinSpeed(Latch_GPIO_Port, Latch_Pin, GPIO_OSPEED_HI);
  338. /* UART_Enable: PP out, low speed, no pull*/
  339. GPIO_SetPinMode(UART_EN_GPIO_Port, UART_EN_Pin, GPIO_MODE_OUT);
  340. /* UART_State: input, pull up */
  341. GPIO_SetPinPull(UART_ST_GPIO_Port, UART_ST_Pin, GPIO_PUPDR_UP);
  342. GPIO_SetPinMode(UART_ST_GPIO_Port, UART_ST_Pin, GPIO_MODE_IN);
  343. /* BTN1, BTN2, BTN3, BTN4: input, pull up */
  344. GPIO_SetPinPull(BTN1_GPIO_Port, BTN1_Pin, GPIO_PUPDR_UP);
  345. GPIO_SetPinMode(BTN1_GPIO_Port, BTN1_Pin, GPIO_MODE_IN);
  346. GPIO_SetPinPull(BTN2_GPIO_Port, BTN2_Pin, GPIO_PUPDR_UP);
  347. GPIO_SetPinMode(BTN2_GPIO_Port, BTN2_Pin, GPIO_MODE_IN);
  348. GPIO_SetPinPull(BTN3_GPIO_Port, BTN3_Pin, GPIO_PUPDR_UP);
  349. GPIO_SetPinMode(BTN3_GPIO_Port, BTN3_Pin, GPIO_MODE_IN);
  350. GPIO_SetPinPull(BTN4_GPIO_Port, BTN4_Pin, GPIO_PUPDR_UP);
  351. GPIO_SetPinMode(BTN4_GPIO_Port, BTN4_Pin, GPIO_MODE_IN);
  352. }
  353. /**
  354. * Enable DMA controller clock
  355. */
  356. static void DMA_Init(void)
  357. {
  358. /* DMA controller clock enable */
  359. RCC->AHBENR |= RCC_AHBENR_DMA1EN;
  360. /* enable DMA1 clock in Sleep/Stop mode */
  361. //RCC->AHBSMENR |= RCC_AHBSMENR_DMA1SMEN;
  362. /* DMA interrupt init */
  363. /* DMA1_Channel1_IRQn interrupt configuration */
  364. NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
  365. NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  366. /* DMA1_Channel2_3_IRQn interrupt configuration */
  367. NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
  368. NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  369. }
  370. /**
  371. * @brief I2C1 Initialization Function
  372. * @param None
  373. * @retval None
  374. */
  375. static void I2C1_Init(void)
  376. {
  377. /** I2C1 GPIO Configuration
  378. PB8 ------> I2C1_SCL
  379. PB9 ------> I2C1_SDA
  380. */
  381. GPIO_SetPinMode(GPIOB, GPIO_PIN_8, GPIO_MODE_AFF);
  382. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_8, GPIO_OTYPE_OD);
  383. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_8, GPIO_OSPEED_HI);
  384. GPIO_SetPinPull(GPIOB, GPIO_PIN_8, GPIO_PUPDR_UP);
  385. GPIO_SetAFPin_8_15(GPIOB, GPIO_PIN_8, GPIO_AF_6);
  386. GPIO_SetPinMode(GPIOB, GPIO_PIN_9, GPIO_MODE_AFF);
  387. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_9, GPIO_OTYPE_OD);
  388. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_9, GPIO_OSPEED_HI);
  389. GPIO_SetPinPull(GPIOB, GPIO_PIN_9, GPIO_PUPDR_UP);
  390. GPIO_SetAFPin_8_15(GPIOB, GPIO_PIN_9, GPIO_AF_6);
  391. /** I2C1 DMA Init */
  392. /* I2C1_RX Init: Priority medium, Memory increment, read from perephireal,
  393. transfer error interrupt enable, transfer complete interrupt enable */
  394. DMA1_Channel2->CCR = (DMA_CCR_PL_0 | DMA_CCR_MINC | DMA_CCR_TEIE | DMA_CCR_TCIE);
  395. /* Route DMA channel 2 to I2C1 RX */
  396. DMAMUX1_Channel1->CCR = 10;
  397. /* I2C1_TX Init: Priority medium, Memory increment, read from memory,
  398. transfer error interrupt enable, transfer complete interrupt enable */
  399. DMA1_Channel3->CCR = (DMA_CCR_PL_0 | DMA_CCR_MINC| DMA_CCR_DIR | DMA_CCR_TEIE | DMA_CCR_TCIE);
  400. /* Route DMA channel 3 to I2C1 TX */
  401. DMAMUX1_Channel2->CCR = 11;
  402. /** I2C Initialization: I2C_Fast */
  403. I2C1->TIMINGR = 0x0010061A;
  404. I2C1->CR2 = I2C_CR2_AUTOEND;
  405. I2C1->CR1 = I2C_CR1_PE;
  406. }
  407. /**
  408. * @brief SPI1 Initialization Function
  409. * @param None
  410. * @retval None
  411. */
  412. static void SPI1_Init(void)
  413. {
  414. /**SPI1 GPIO Configuration
  415. PB3 ------> SPI1_SCK
  416. PB5 ------> SPI1_MOSI
  417. */
  418. GPIO_SetPinMode(GPIOB, GPIO_PIN_3, GPIO_MODE_AFF);
  419. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_3, GPIO_OTYPE_OD);
  420. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_3, GPIO_OSPEED_HI);
  421. GPIO_SetPinMode(GPIOB, GPIO_PIN_5, GPIO_MODE_AFF);
  422. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_5, GPIO_OTYPE_OD);
  423. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_5, GPIO_OSPEED_HI);
  424. /* SPI1 DMA Init */
  425. /* SPI1_TX Init: Priority high, Memory increment, read from memory, circular mode,
  426. Enable DMA transfer complete/error interrupts */
  427. DMA1_Channel1->CCR = (DMA_CCR_PL_1 | DMA_CCR_MINC | DMA_CCR_CIRC | DMA_CCR_TEIE | DMA_CCR_DIR | DMA_CCR_TCIE);
  428. /* Route DMA channel 1 to SPI1 TX */
  429. DMAMUX1_Channel0->CCR = 0x11;
  430. /* SPI1 interrupt Init */
  431. NVIC_SetPriority(SPI1_IRQn, 0);
  432. NVIC_EnableIRQ(SPI1_IRQn);
  433. /* SPI1 parameter configuration: master mode, data 8 bit, divider = 16, TX DMA */
  434. SPI1->CR1 = (SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_0 | SPI_CR1_SSM | SPI_CR1_SSI);
  435. SPI1->CR2 = (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0 | SPI_CR2_TXDMAEN | SPI_CR2_FRXTH);
  436. }
  437. /**
  438. * @brief TIM1 Initialization Function
  439. * @param None
  440. * @retval None
  441. */
  442. static void TIM1_Init(void)
  443. {
  444. /* target clock */
  445. TIM1->PSC = TIM1_PSC; // prescaler
  446. TIM1->ARR = TIM1_ARR; // auto reload value
  447. TIM1->CR1 = TIM_CR1_ARPE;
  448. // initial pwm value
  449. TIM1->CCR1 = PWM_TUBE_INIT_VAL;
  450. TIM1->CCR2 = PWM_LED_INIT_VAL;
  451. TIM1->CCR3 = PWM_LED_INIT_VAL;
  452. TIM1->CCR4 = PWM_LED_INIT_VAL;
  453. // pwm mode 1 for 4 chanels
  454. TIM1->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  455. TIM1->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  456. // reset int flag - not needed, int unused
  457. //TIM1->SR |= TIM_SR_UIF;
  458. TIM1->BDTR = TIM_BDTR_MOE; // enable main output
  459. TIM1->EGR = TIM_EGR_UG; // force timer update
  460. /* TIM1 CC_EnableChannel */
  461. TIM1->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  462. /* TIM_EnableCounter */
  463. TIM1->CR1 |= TIM_CR1_CEN;
  464. /** TIM1 GPIO Configuration
  465. PA8 ------> TIM1_CH1
  466. PA9 ------> TIM1_CH2
  467. PA10 ------> TIM1_CH3
  468. PA11 [PA9] ------> TIM1_CH4
  469. */
  470. GPIO_SetPinMode(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_MODE_AFF);
  471. GPIO_SetPinSpeed(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_OSPEED_HI);
  472. GPIO_SetPinPull(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_PUPDR_DW);
  473. GPIO_SetAFPin_8_15(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_AF_2);
  474. GPIO_SetPinMode(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_MODE_AFF);
  475. GPIO_SetPinSpeed(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_OSPEED_HI);
  476. GPIO_SetPinPull(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_PUPDR_DW);
  477. GPIO_SetAFPin_8_15(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_AF_2);
  478. GPIO_SetPinMode(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_MODE_AFF);
  479. GPIO_SetPinSpeed(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_OSPEED_HI);
  480. GPIO_SetPinPull(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_PUPDR_DW);
  481. GPIO_SetAFPin_8_15(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_AF_2);
  482. GPIO_SetPinMode(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_MODE_AFF);
  483. GPIO_SetPinSpeed(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_OSPEED_HI);
  484. GPIO_SetPinPull(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_PUPDR_DW);
  485. GPIO_SetAFPin_8_15(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_AF_2);
  486. }
  487. /**
  488. * @brief TIM3 Initialization Function
  489. * @param None
  490. * @retval None
  491. */
  492. static void TIM3_Init(void)
  493. {
  494. /* target clock */
  495. TIM3->PSC = TIM3_PSC; // prescaler
  496. TIM3->ARR = TIM3_ARR; // auto reload value
  497. TIM3->CR1 = TIM_CR1_ARPE;
  498. // initial pwm value
  499. TIM3->CCR1 = PWM_TUBE_INIT_VAL;
  500. TIM3->CCR2 = PWM_TUBE_INIT_VAL;
  501. TIM3->CCR3 = PWM_TUBE_INIT_VAL;
  502. TIM3->CCR4 = PWM_TUBE_INIT_VAL;
  503. // pwm mode 1 for 4 chanels
  504. TIM3->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  505. TIM3->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  506. // launch timer
  507. TIM3->EGR = TIM_EGR_UG; // force timer update
  508. /* TIM3 TIM_CC_EnableChannel */
  509. TIM3->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  510. /* TIM3 enable */
  511. TIM3->CR1 |= TIM_CR1_CEN;
  512. /**TIM3 GPIO Configuration
  513. PA6 ------> TIM3_CH1
  514. PA7 ------> TIM3_CH2
  515. PB0 ------> TIM3_CH3
  516. PB1 ------> TIM3_CH4
  517. */
  518. GPIO_SetPinMode(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_MODE_AFF);
  519. GPIO_SetPinSpeed(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_OSPEED_HI);
  520. GPIO_SetPinPull(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_PUPDR_DW);
  521. GPIO_SetAFPin_0_7(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_AF_1);
  522. GPIO_SetPinMode(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_MODE_AFF);
  523. GPIO_SetPinSpeed(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_OSPEED_HI);
  524. GPIO_SetPinPull(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_PUPDR_DW);
  525. GPIO_SetAFPin_0_7(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_AF_1);
  526. GPIO_SetPinMode(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_MODE_AFF);
  527. GPIO_SetPinSpeed(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_OSPEED_HI);
  528. GPIO_SetPinPull(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_PUPDR_DW);
  529. GPIO_SetAFPin_0_7(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_AF_1);
  530. GPIO_SetPinMode(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_MODE_AFF);
  531. GPIO_SetPinSpeed(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_OSPEED_HI);
  532. GPIO_SetPinPull(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_PUPDR_DW);
  533. GPIO_SetAFPin_0_7(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_AF_1);
  534. }
  535. /**
  536. * @brief TIM14 Initialization Function
  537. * @param None
  538. * @retval None
  539. * @desc "Блинкование" разрядами - 0,75/0,25 сек вкл/выкл.
  540. */
  541. static void TIM14_Init(void)
  542. {
  543. /* Peripheral clock enable */
  544. RCC->APBENR2 |= RCC_APBENR2_TIM14EN;
  545. /* TIM14 interrupt Init */
  546. NVIC_SetPriority(TIM14_IRQn, 0);
  547. NVIC_EnableIRQ(TIM14_IRQn);
  548. /* Set TIM14 for 1 sec period */
  549. TIM14->PSC = TIM14_PSC;
  550. TIM14->ARR = TIM14_ARR;
  551. /* Enable: Auto-reload preload, no One-pulse mode, */
  552. TIM14->CR1 = (TIM_CR1_ARPE); // | TIM_CR1_OPM);
  553. /* OC or PWM? (for pwm - (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) ) , Output compare 1 preload */
  554. TIM14->CCMR1 = (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1PE);
  555. /* Enable Channel_1 or no needed ??? */
  556. TIM14->CCER = TIM_CCER_CC1E;
  557. /* Impulse value in msek */
  558. TIM14->CCR1 = TIM14_PULSE_VAL;
  559. /* Enable IRQ for Update end CaptureCompare envents or only CC ??? */
  560. TIM14->DIER = (TIM_DIER_UIE | TIM_DIER_CC1IE);
  561. //TIM14->DIER = TIM_DIER_CC1IE;
  562. }
  563. /**
  564. * На старте активируем все каналы, при совпадении отключаем (не)нужные.
  565. */
  566. void Blink_Start(void)
  567. {
  568. /* enable all channels */
  569. //TUBE_ALL_ON;
  570. /* clear IRQ flags */
  571. TIM14->SR |= TIM_SR_UIF;
  572. TIM14->SR |= TIM_SR_CC1IF;
  573. /* clear counter value */
  574. TIM14->CNT = 0;
  575. /* enable timer */
  576. TIM14->CR1 |= TIM_CR1_CEN;
  577. }
  578. void Blink_Stop(void)
  579. {
  580. /* disable timer */
  581. TIM14->CR1 &= ~(TIM_CR1_CEN);
  582. /* enable channels */
  583. if (Flag.Blink_1 != 0) {
  584. TUBE_A_ON;
  585. }
  586. if (Flag.Blink_2 != 0) {
  587. TUBE_B_ON;
  588. }
  589. if (Flag.Blink_3 != 0) {
  590. TUBE_C_ON;
  591. }
  592. if (Flag.Blink_4 != 0) {
  593. TUBE_D_ON;
  594. }
  595. if (Flag.Blink_5 != 0) {
  596. TUBE_E_ON;
  597. }
  598. /* clear flags */
  599. Flag.Blink_1 = 0;
  600. Flag.Blink_2 = 0;
  601. Flag.Blink_3 = 0;
  602. Flag.Blink_4 = 0;
  603. Flag.Blink_5 = 0;
  604. }
  605. /**
  606. * @brief TIM16 Initialization Function
  607. * @param None
  608. * @retval None
  609. */
  610. static void TIM16_Init(void)
  611. {
  612. /* Peripheral clock enable */
  613. RCC->APBENR2 |= RCC_APBENR2_TIM16EN;
  614. /* TIM16 interrupt Init */
  615. NVIC_SetPriority(TIM16_IRQn, 0);
  616. NVIC_EnableIRQ(TIM16_IRQn);
  617. /* setup clock */
  618. TIM16->PSC = TIM16_PSC; // prescaler
  619. TIM16->ARR = TIM16_ARR; // auto reload value
  620. TIM16->CR1 = TIM_CR1_ARPE;
  621. // initial pwm value
  622. //TIM16->CCR1 = TIM16_PWM_VAL;
  623. // pwm mode 1 for 1 chanel
  624. TIM16->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  625. // reset int flag
  626. TIM16->SR |= TIM_SR_UIF;
  627. TIM16->BDTR = TIM_BDTR_MOE; // enable main output
  628. TIM16->EGR = TIM_EGR_UG; // force timer update
  629. /* TIM16 CC_EnableChannel */
  630. TIM16->CCER = TIM_CCER_CC1E;
  631. /* TIM_EnableCounter */
  632. TIM16->CR1 |= TIM_CR1_CEN;
  633. /* Enable IRQ */
  634. TIM16->DIER = TIM_DIER_UIE;
  635. }
  636. /**
  637. * @brief TIM17 Initialization Function
  638. * @param None
  639. * @retval None
  640. */
  641. static void TIM17_Init(void)
  642. {
  643. /* Peripheral clock enable */
  644. RCC->APBENR2 |= RCC_APBENR2_TIM17EN;
  645. /* TIM17 interrupt Init */
  646. NVIC_SetPriority(TIM17_IRQn, 0);
  647. NVIC_EnableIRQ(TIM17_IRQn);
  648. /* setup clock */
  649. TIM17->PSC = TIM17_PSC; // prescaler
  650. TIM17->ARR = TIM17_ARR; // auto reload value
  651. TIM17->CR1 = TIM_CR1_ARPE;
  652. // initial pwm value
  653. //TIM17->CCR1 = TIM17_PWM_VAL;
  654. // pwm mode 1 for 1 chanel
  655. TIM17->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  656. // reset int flag
  657. TIM17->SR |= TIM_SR_UIF;
  658. TIM17->BDTR = TIM_BDTR_MOE; // enable main output
  659. TIM17->EGR = TIM_EGR_UG; // force timer update
  660. /* TIM17 CC_EnableChannel */
  661. TIM17->CCER = TIM_CCER_CC1E;
  662. /* TIM_EnableCounter */
  663. TIM17->CR1 |= TIM_CR1_CEN;
  664. /* Enable IRQ */
  665. TIM17->DIER = TIM_DIER_UIE;
  666. }
  667. /**
  668. * @brief USART1 Initialization Function
  669. * @param None
  670. * @retval None
  671. */
  672. static void USART1_UART_Init(void)
  673. {
  674. /* Peripheral clock enable */
  675. RCC->APBENR2 |= RCC_APBENR2_USART1EN;
  676. /**USART1 GPIO Configuration
  677. PB6 ------> USART1_TX
  678. PB7 ------> USART1_RX
  679. */
  680. GPIO_SetPinMode(GPIOB, GPIO_PIN_6, GPIO_MODE_AFF);
  681. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_6, GPIO_OSPEED_HI);
  682. GPIO_SetPinMode(GPIOB, GPIO_PIN_7, GPIO_MODE_AFF);
  683. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_7, GPIO_OSPEED_HI);
  684. /* USART1 interrupt Init */
  685. NVIC_SetPriority(USART1_IRQn, 0);
  686. NVIC_EnableIRQ(USART1_IRQn);
  687. USART1->CR1 |= (USART_CR1_TE |USART_CR1_RE);
  688. USART1->BRR = 138;
  689. /* USART1 Enable */
  690. USART1->CR1 |= USART_CR1_UE;
  691. /* Polling USART1 initialisation */
  692. while((!(USART1->ISR & USART_ISR_TEACK)) || (!(USART1->ISR & USART_ISR_REACK)))
  693. {
  694. }
  695. }