board.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819
  1. #include "board.h"
  2. /* private defines */
  3. #define SPI_BUFFER_SIZE 5
  4. /* private variables */
  5. /**
  6. * Nixi Tube cathodes map in Byte Array:
  7. * {E0 E9 E8 E7 E6 E5 E4 E3}
  8. * {E2 E1 D0 D9 D8 D7 D6 D5}
  9. * {D4 D3 D2 D1 B0 B9 B8 B7}
  10. * {B6 B5 B4 B3 B2 B1 A0 A9}
  11. * {A8 A7 A6 A5 A4 A3 A2 A1}
  12. *
  13. * Shift register bit map in Tube cathodes (from 0 to 1):
  14. * {5.7 5.6 5.5 5.4 5.3 5.2 5.1 5.0 4.7 4.6} VL5/E
  15. * {4.5 4.4 4.3 4.2 4.1 4.0 3.7 3.6 3.5 3.4} VL4/D
  16. * {3.3 3.2 3.1 3.0 2.7 2.6 2.5 2.4 2.3 2.2} VL2/B
  17. * {2.1 2.0 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1.0} VL1/A
  18. */
  19. static const uint16_t nixieCathodeMap[4][11] = {
  20. {0x8000, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x0000},
  21. {0x2000, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x0000},
  22. {0x0800, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0000},
  23. {0x0200, 0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0000}
  24. };
  25. static uint8_t tubesBuffer[SPI_BUFFER_SIZE] = {0};
  26. /* private typedef */
  27. /* private functions */
  28. static void _show_digits(const uint32_t digits);
  29. static void GPIO_Init(void);
  30. static void DMA_Init(void);
  31. static void I2C1_Init(void);
  32. static void SPI1_Init(void);
  33. static void TIM1_Init(void);
  34. static void TIM3_Init(void);
  35. static void TIM14_Init(void);
  36. //static void TIM16_Init(void);
  37. //static void TIM17_Init(void);
  38. //static void USART1_UART_Init(void);
  39. /* Board perephireal Configuration */
  40. void Board_Init(void)
  41. {
  42. /* Main peripheral clock enable */
  43. RCC->APBENR1 = (RCC_APBENR1_PWREN | RCC_APBENR1_I2C1EN | RCC_APBENR1_TIM3EN);
  44. RCC->APBENR2 = (RCC_APBENR2_SYSCFGEN | RCC_APBENR2_SPI1EN | RCC_APBENR2_TIM1EN);
  45. /* GPIO Ports Clock Enable */
  46. RCC->IOPENR = (RCC_IOPENR_GPIOAEN | RCC_IOPENR_GPIOBEN | RCC_IOPENR_GPIOCEN);
  47. /* Peripheral interrupt init*/
  48. /* RCC_IRQn interrupt configuration */
  49. NVIC_SetPriority(RCC_IRQn, 0);
  50. NVIC_EnableIRQ(RCC_IRQn);
  51. /* Configure the system clock */
  52. SystemClock_Config();
  53. /* Processor uses sleep as its low power mode */
  54. SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
  55. /* DisableSleepOnExit */
  56. SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPONEXIT_Msk);
  57. /* Initialize all configured peripherals */
  58. GPIO_Init();
  59. DMA_Init();
  60. I2C1_Init();
  61. SPI1_Init();
  62. /** Star SPI transfer to shift registers */
  63. /* Set DMA source and destination addresses. */
  64. /* Source: Address of the SPI buffer. */
  65. DMA1_Channel1->CMAR = (uint32_t)&tubesBuffer;
  66. /* Destination: SPI1 data register. */
  67. DMA1_Channel1->CPAR = (uint32_t)&(SPI1->DR);
  68. /* Set DMA data transfer length (SPI buffer length). */
  69. DMA1_Channel1->CNDTR = SPI_BUFFER_SIZE;
  70. /* Enable SPI transfer */
  71. SPI1->CR1 |= SPI_CR1_SPE;
  72. Flag.SPI_TX_End = 1;
  73. /* Enable tube power */
  74. TUBE_PWR_ON;
  75. /* display work now */
  76. /* Start RGB & Tube Power PWM */
  77. TIM1_Init();
  78. TIM3_Init();
  79. /* Tube Blink timer */
  80. TIM14_Init();
  81. /* IN15 Fade In/Out timer */
  82. //TIM16_Init();
  83. //TIM17_Init();
  84. //USART1_UART_Init();
  85. }
  86. /**
  87. * @brief Out digits to SPI buffer. ON/off tube power.
  88. * @param : array with four BCD digits
  89. * @retval : None
  90. */
  91. void showDigits(tube4_t dig)
  92. {
  93. static uint32_t old_dig = 0;
  94. uint8_t st = 0, ov = FADE_START;
  95. if (old_dig != dig.u32) {
  96. while (ov < FADE_STOP) {
  97. if (st == 0) {
  98. // new tube value
  99. st = 1;
  100. _show_digits(dig.u32);
  101. ov += FADE_STEP;
  102. tdelay_ms(ov);
  103. } else {
  104. // old tube value
  105. st = 0;
  106. _show_digits(old_dig);
  107. tdelay_ms(FADE_STOP - ov);
  108. }
  109. } // End of while
  110. old_dig = dig.u32;
  111. } // End of if-else
  112. }
  113. void lShiftDigits(const tube4_t old, const tube4_t dig) {
  114. uint32_t * buf;
  115. uint8_t sbuf[12];
  116. sbuf[0] = dig.ar[0];
  117. sbuf[1] = dig.ar[1];
  118. sbuf[2] = dig.ar[2];
  119. sbuf[3] = dig.ar[3];
  120. sbuf[4] = TUBE_BLANK;
  121. sbuf[5] = TUBE_BLANK;
  122. sbuf[6] = TUBE_BLANK;
  123. sbuf[7] = TUBE_BLANK;
  124. sbuf[8] = old.ar[0];
  125. sbuf[9] = old.ar[1];
  126. sbuf[10] = old.ar[2];
  127. sbuf[11] = old.ar[3];
  128. int i;
  129. for (i=8; i>=0; i--) {
  130. buf = (uint32_t *)&sbuf[i];
  131. _show_digits(*buf);
  132. tdelay_ms(100);
  133. }
  134. }
  135. void slideDigits(tube4_t dig) {
  136. tube4_t buf;
  137. const uint8_t pause = 100;;
  138. buf.s8.tA = TUBE_BLANK;
  139. buf.s8.tB = TUBE_BLANK;
  140. buf.s8.tD = TUBE_BLANK;
  141. buf.s8.tE = TUBE_BLANK;
  142. _show_digits(buf.u32);
  143. tdelay_ms(pause);
  144. buf.s8.tE = dig.s8.tA;
  145. _show_digits(buf.u32);
  146. tdelay_ms(pause);
  147. buf.s8.tD = dig.s8.tA;
  148. buf.s8.tE = dig.s8.tB;
  149. _show_digits(buf.u32);
  150. tdelay_ms(pause);
  151. buf.s8.tB = dig.s8.tA;
  152. buf.s8.tD = dig.s8.tB;
  153. buf.s8.tE = dig.s8.tD;
  154. _show_digits(buf.u32);
  155. tdelay_ms(pause);
  156. buf.s8.tA = dig.s8.tA;
  157. buf.s8.tB = dig.s8.tB;
  158. buf.s8.tD = dig.s8.tD;
  159. buf.s8.tE = dig.s8.tE;
  160. _show_digits(buf.u32);
  161. tdelay_ms(pause);
  162. buf.s8.tA = dig.s8.tB;
  163. buf.s8.tB = dig.s8.tD;
  164. buf.s8.tD = dig.s8.tE;
  165. buf.s8.tE = TUBE_BLANK;
  166. _show_digits(buf.u32);
  167. tdelay_ms(pause);
  168. buf.s8.tA = dig.s8.tD;
  169. buf.s8.tB = dig.s8.tE;
  170. buf.s8.tD = TUBE_BLANK;
  171. _show_digits(buf.u32);
  172. tdelay_ms(pause);
  173. buf.s8.tA = dig.s8.tE;
  174. buf.s8.tB = TUBE_BLANK;
  175. _show_digits(buf.u32);
  176. tdelay_ms(pause);
  177. buf.s8.tA = TUBE_BLANK;
  178. _show_digits(buf.u32);
  179. tdelay_ms(pause);
  180. }
  181. static void _show_digits(const uint32_t digits)
  182. {
  183. tube4_t dig;
  184. dig.u32 = digits;
  185. /* Clear buffer */
  186. tubesBuffer[0] = 0;
  187. tubesBuffer[1] = 0;
  188. tubesBuffer[2] = 0;
  189. tubesBuffer[3] = 0;
  190. tubesBuffer[4] = 0;
  191. /* check values range */
  192. int i;
  193. for (i=0; i<4; i++) {
  194. if (dig.ar[i] > TUBE_BLANK) {
  195. dig.ar[i] = TUBE_BLANK;
  196. }
  197. }
  198. /* Wait for SPI */
  199. while (Flag.SPI_TX_End == 0);
  200. Flag.SPI_TX_End = 0;
  201. /* Feel buffer */
  202. tubesBuffer[0] = (uint8_t)(nixieCathodeMap[Tube_E][dig.s8.tE] >> 8);
  203. tubesBuffer[1] = (uint8_t)((nixieCathodeMap[Tube_E][dig.s8.tE]) | (nixieCathodeMap[Tube_D][dig.s8.tD] >> 8));
  204. tubesBuffer[2] = (uint8_t)((nixieCathodeMap[Tube_D][dig.s8.tD]) | (nixieCathodeMap[Tube_B][dig.s8.tB] >> 8));
  205. tubesBuffer[3] = (uint8_t)((nixieCathodeMap[Tube_B][dig.s8.tB]) | (nixieCathodeMap[Tube_A][dig.s8.tA] >> 8));
  206. tubesBuffer[4] = (uint8_t)(nixieCathodeMap[Tube_A][dig.s8.tA]);
  207. /* Start DMA transfer to SPI */
  208. DMA1_Channel1->CCR |= DMA_CCR_EN;
  209. /* On/Off tube power */
  210. for (i=0; i<4; i++) {
  211. if (dig.ar[i] == TUBE_BLANK) {
  212. tube_PowerOff((tube_pos_t)i);
  213. } else {
  214. tube_PowerOn((tube_pos_t)i);
  215. }
  216. }
  217. }
  218. void tube_PowerOn(tube_pos_t tube)
  219. {
  220. switch (tube) {
  221. case Tube_A:
  222. TUBE_A_ON;
  223. break;
  224. case Tube_B:
  225. TUBE_B_ON;
  226. break;
  227. case Tube_D:
  228. TUBE_D_ON;
  229. break;
  230. case Tube_E:
  231. TUBE_E_ON;
  232. break;
  233. case Tube_All:
  234. TUBE_ALL_ON;
  235. break;
  236. default:
  237. break;
  238. }
  239. }
  240. void tube_PowerOff(tube_pos_t tube)
  241. {
  242. switch (tube) {
  243. case Tube_A:
  244. TUBE_A_OFF;
  245. break;
  246. case Tube_B:
  247. TUBE_B_OFF;
  248. break;
  249. case Tube_D:
  250. TUBE_D_OFF;
  251. break;
  252. case Tube_E:
  253. TUBE_E_OFF;
  254. break;
  255. case Tube_All:
  256. TUBE_ALL_OFF;
  257. break;
  258. default:
  259. break;
  260. }
  261. }
  262. void tube_BrightLevel(tube_pos_t tube, uint8_t bright)
  263. {
  264. switch (tube) {
  265. case Tube_A:
  266. TUBE_A_BRIGHT(bright);
  267. break;
  268. case Tube_B:
  269. TUBE_B_BRIGHT(bright);
  270. break;
  271. case Tube_C:
  272. TUBE_C_BRIGHT(bright);
  273. break;
  274. case Tube_D:
  275. TUBE_D_BRIGHT(bright);
  276. break;
  277. case Tube_E:
  278. TUBE_E_BRIGHT(bright);
  279. break;
  280. case Tube_All:
  281. TUBES_BRIGHT(bright);
  282. break;
  283. default:
  284. break;
  285. }
  286. }
  287. /**
  288. * @brief System Clock Configuration
  289. * @retval None
  290. */
  291. void SystemClock_Config(void)
  292. {
  293. /* HSI configuration and activation */
  294. RCC->CR |= RCC_CR_HSION; // Enable HSI
  295. while((RCC->CR & RCC_CR_HSIRDY) == 0);
  296. /* Main PLL configuration and activation */
  297. RCC->PLLCFGR = (RCC_PLLCFGR_PLLSRC_HSI | RCC_PLLCFGR_PLLM_0 | (9 << RCC_PLLCFGR_PLLN_Pos) | RCC_PLLCFGR_PLLR_1);
  298. RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // RCC_PLL_EnableDomain_SYS
  299. RCC->CR |= RCC_CR_PLLON; // RCC_PLL_Enable
  300. while((RCC->CR & RCC_CR_PLLRDY) == 0);
  301. /* Sysclk activation on the main PLL */
  302. RCC->CFGR &= RCC_CFGR_SW;
  303. RCC->CFGR |= RCC_CFGR_SW_1;
  304. while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1);
  305. /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  306. SystemCoreClock = 24000000;
  307. /* Set I2C Clock Source */
  308. RCC->CCIPR &= ~(RCC_CCIPR_I2C1SEL);
  309. RCC->CCIPR |= RCC_CCIPR_I2C1SEL_1;
  310. }
  311. /**
  312. * @brief GPIO Initialization Function
  313. * @param None
  314. * @retval None
  315. */
  316. static void GPIO_Init(void)
  317. {
  318. /* EXTI Line: falling, no pull, input */
  319. // interrupt on line 14
  320. EXTI->IMR1 |= EXTI_IMR1_IM14;
  321. // TRIGGER FALLING
  322. EXTI->FTSR1 = EXTI_FTSR1_FT14;
  323. // external interrupt selection - PC14 to EXTI14
  324. EXTI->EXTICR[3] = EXTI_EXTICR4_EXTI14_1;
  325. /* EXTI interrupt init*/
  326. NVIC_SetPriority(EXTI4_15_IRQn, 0);
  327. NVIC_EnableIRQ(EXTI4_15_IRQn);
  328. /* set GPIO modes */
  329. GPIO_SetPinMode(IRQ_GPIO_Port, IRQ_Pin, GPIO_MODE_IN);
  330. GPIO_SetPinPull(IRQ_GPIO_Port, IRQ_Pin, GPIO_PUPDR_UP);
  331. /* L0, L1, L2, L3 - IN-15 symbols control, PP out, high speed, pull down */
  332. GPIO_SetPinMode(LC0_GPIO_Port, LC0_Pin, GPIO_MODE_OUT);
  333. GPIO_SetPinSpeed(LC0_GPIO_Port, LC0_Pin, GPIO_OSPEED_HI);
  334. GPIO_SetPinPull(LC0_GPIO_Port, LC0_Pin, GPIO_PUPDR_DW);
  335. GPIO_SetPinMode(LC1_GPIO_Port, LC1_Pin, GPIO_MODE_OUT);
  336. GPIO_SetPinSpeed(LC1_GPIO_Port, LC1_Pin, GPIO_OSPEED_HI);
  337. GPIO_SetPinPull(LC1_GPIO_Port, LC1_Pin, GPIO_PUPDR_DW);
  338. GPIO_SetPinMode(LC2_GPIO_Port, LC2_Pin, GPIO_MODE_OUT);
  339. GPIO_SetPinSpeed(LC2_GPIO_Port, LC2_Pin, GPIO_OSPEED_HI);
  340. GPIO_SetPinPull(LC2_GPIO_Port, LC2_Pin, GPIO_PUPDR_DW);
  341. GPIO_SetPinMode(LC3_GPIO_Port, LC3_Pin, GPIO_MODE_OUT);
  342. GPIO_SetPinSpeed(LC3_GPIO_Port, LC3_Pin, GPIO_OSPEED_HI);
  343. GPIO_SetPinPull(LC3_GPIO_Port, LC3_Pin, GPIO_PUPDR_DW);
  344. /* Pwer Shutdown: PP out, high speed, pull down */
  345. GPIO_SetPinMode(SHDN_GPIO_Port, SHDN_Pin, GPIO_MODE_OUT);
  346. GPIO_SetPinSpeed(SHDN_GPIO_Port, SHDN_Pin, GPIO_OSPEED_HI);
  347. GPIO_SetPinPull(SHDN_GPIO_Port, SHDN_Pin, GPIO_PUPDR_DW);
  348. /* SPI Latch: OD out, high speed, no pull */
  349. GPIO_SetPinMode(Latch_GPIO_Port, Latch_Pin, GPIO_MODE_OUT);
  350. GPIO_SetPinOutputType(Latch_GPIO_Port, Latch_Pin, GPIO_OTYPE_OD);
  351. GPIO_SetPinSpeed(Latch_GPIO_Port, Latch_Pin, GPIO_OSPEED_HI);
  352. /* UART_Enable: PP out, low speed, no pull*/
  353. GPIO_SetPinMode(UART_EN_GPIO_Port, UART_EN_Pin, GPIO_MODE_OUT);
  354. /* UART_State: input, pull up */
  355. GPIO_SetPinPull(UART_ST_GPIO_Port, UART_ST_Pin, GPIO_PUPDR_UP);
  356. GPIO_SetPinMode(UART_ST_GPIO_Port, UART_ST_Pin, GPIO_MODE_IN);
  357. /* BTN1, BTN2, BTN3, BTN4: input, pull up */
  358. GPIO_SetPinPull(BTN1_GPIO_Port, BTN1_Pin, GPIO_PUPDR_UP);
  359. GPIO_SetPinMode(BTN1_GPIO_Port, BTN1_Pin, GPIO_MODE_IN);
  360. GPIO_SetPinPull(BTN2_GPIO_Port, BTN2_Pin, GPIO_PUPDR_UP);
  361. GPIO_SetPinMode(BTN2_GPIO_Port, BTN2_Pin, GPIO_MODE_IN);
  362. GPIO_SetPinPull(BTN3_GPIO_Port, BTN3_Pin, GPIO_PUPDR_UP);
  363. GPIO_SetPinMode(BTN3_GPIO_Port, BTN3_Pin, GPIO_MODE_IN);
  364. GPIO_SetPinPull(BTN4_GPIO_Port, BTN4_Pin, GPIO_PUPDR_UP);
  365. GPIO_SetPinMode(BTN4_GPIO_Port, BTN4_Pin, GPIO_MODE_IN);
  366. }
  367. /**
  368. * Enable DMA controller clock
  369. */
  370. static void DMA_Init(void)
  371. {
  372. /* DMA controller clock enable */
  373. RCC->AHBENR |= RCC_AHBENR_DMA1EN;
  374. /* enable DMA1 clock in Sleep/Stop mode */
  375. //RCC->AHBSMENR |= RCC_AHBSMENR_DMA1SMEN;
  376. /* DMA interrupt init */
  377. /* DMA1_Channel1_IRQn interrupt configuration */
  378. NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
  379. NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  380. /* DMA1_Channel2_3_IRQn interrupt configuration */
  381. NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
  382. NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  383. }
  384. /**
  385. * @brief I2C1 Initialization Function
  386. * @param None
  387. * @retval None
  388. */
  389. static void I2C1_Init(void)
  390. {
  391. /** I2C1 GPIO Configuration
  392. PB8 ------> I2C1_SCL
  393. PB9 ------> I2C1_SDA
  394. */
  395. GPIO_SetPinMode(GPIOB, GPIO_PIN_8, GPIO_MODE_AFF);
  396. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_8, GPIO_OTYPE_OD);
  397. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_8, GPIO_OSPEED_HI);
  398. GPIO_SetPinPull(GPIOB, GPIO_PIN_8, GPIO_PUPDR_UP);
  399. GPIO_SetAFPin_8_15(GPIOB, GPIO_PIN_8, GPIO_AF_6);
  400. GPIO_SetPinMode(GPIOB, GPIO_PIN_9, GPIO_MODE_AFF);
  401. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_9, GPIO_OTYPE_OD);
  402. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_9, GPIO_OSPEED_HI);
  403. GPIO_SetPinPull(GPIOB, GPIO_PIN_9, GPIO_PUPDR_UP);
  404. GPIO_SetAFPin_8_15(GPIOB, GPIO_PIN_9, GPIO_AF_6);
  405. /** I2C1 DMA Init */
  406. /* I2C1_RX Init: Priority medium, Memory increment, read from perephireal,
  407. transfer error interrupt enable, transfer complete interrupt enable */
  408. DMA1_Channel2->CCR = (DMA_CCR_PL_0 | DMA_CCR_MINC | DMA_CCR_TEIE | DMA_CCR_TCIE);
  409. /* Route DMA channel 2 to I2C1 RX */
  410. DMAMUX1_Channel1->CCR = 10;
  411. /* I2C1_TX Init: Priority medium, Memory increment, read from memory,
  412. transfer error interrupt enable, transfer complete interrupt enable */
  413. DMA1_Channel3->CCR = (DMA_CCR_PL_0 | DMA_CCR_MINC| DMA_CCR_DIR | DMA_CCR_TEIE | DMA_CCR_TCIE);
  414. /* Route DMA channel 3 to I2C1 TX */
  415. DMAMUX1_Channel2->CCR = 11;
  416. /** I2C Initialization: I2C_Fast */
  417. I2C1->TIMINGR = 0x0010061A;
  418. I2C1->CR2 = I2C_CR2_AUTOEND;
  419. I2C1->CR1 = I2C_CR1_PE;
  420. }
  421. /**
  422. * @brief SPI1 Initialization Function
  423. * @param None
  424. * @retval None
  425. */
  426. static void SPI1_Init(void)
  427. {
  428. /**SPI1 GPIO Configuration
  429. PB3 ------> SPI1_SCK
  430. PB5 ------> SPI1_MOSI
  431. */
  432. GPIO_SetPinMode(GPIOB, GPIO_PIN_3, GPIO_MODE_AFF);
  433. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_3, GPIO_OTYPE_OD);
  434. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_3, GPIO_OSPEED_HI);
  435. GPIO_SetPinMode(GPIOB, GPIO_PIN_5, GPIO_MODE_AFF);
  436. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_5, GPIO_OTYPE_OD);
  437. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_5, GPIO_OSPEED_HI);
  438. /* SPI1 DMA Init */
  439. /* SPI1_TX Init: Priority high, Memory increment, read from memory, circular mode,
  440. Enable DMA transfer complete/error interrupts */
  441. DMA1_Channel1->CCR = (DMA_CCR_PL_1 | DMA_CCR_MINC | DMA_CCR_CIRC | DMA_CCR_TEIE | DMA_CCR_DIR | DMA_CCR_TCIE);
  442. /* Route DMA channel 1 to SPI1 TX */
  443. DMAMUX1_Channel0->CCR = 0x11;
  444. /* SPI1 interrupt Init */
  445. NVIC_SetPriority(SPI1_IRQn, 0);
  446. NVIC_EnableIRQ(SPI1_IRQn);
  447. /* SPI1 parameter configuration: master mode, data 8 bit, divider = 16, TX DMA */
  448. SPI1->CR1 = (SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_0 | SPI_CR1_SSM | SPI_CR1_SSI);
  449. SPI1->CR2 = (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0 | SPI_CR2_TXDMAEN | SPI_CR2_FRXTH);
  450. }
  451. /**
  452. * @brief TIM1 Initialization Function
  453. * @param None
  454. * @retval None
  455. */
  456. static void TIM1_Init(void)
  457. {
  458. /* target clock */
  459. TIM1->PSC = TIM1_PSC; // prescaler
  460. TIM1->ARR = TIM1_ARR; // auto reload value
  461. TIM1->CR1 = TIM_CR1_ARPE;
  462. // initial pwm value
  463. TIM1->CCR1 = PWM_TUBE_INIT_VAL;
  464. TIM1->CCR2 = PWM_LED_INIT_VAL;
  465. TIM1->CCR3 = PWM_LED_INIT_VAL;
  466. TIM1->CCR4 = PWM_LED_INIT_VAL;
  467. // pwm mode 1 for 4 chanels
  468. TIM1->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  469. TIM1->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  470. // reset int flag - not needed, int unused
  471. //TIM1->SR |= TIM_SR_UIF;
  472. TIM1->BDTR = TIM_BDTR_MOE; // enable main output
  473. TIM1->EGR = TIM_EGR_UG; // force timer update
  474. /* TIM1 CC_EnableChannel */
  475. TIM1->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  476. /* TIM_EnableCounter */
  477. TIM1->CR1 |= TIM_CR1_CEN;
  478. /** TIM1 GPIO Configuration
  479. PA8 ------> TIM1_CH1
  480. PA9 ------> TIM1_CH2
  481. PA10 ------> TIM1_CH3
  482. PA11 [PA9] ------> TIM1_CH4
  483. */
  484. GPIO_SetPinMode(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_MODE_AFF);
  485. GPIO_SetPinSpeed(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_OSPEED_HI);
  486. GPIO_SetPinPull(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_PUPDR_DW);
  487. GPIO_SetAFPin_8_15(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_AF_2);
  488. GPIO_SetPinMode(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_MODE_AFF);
  489. GPIO_SetPinSpeed(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_OSPEED_HI);
  490. GPIO_SetPinPull(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_PUPDR_DW);
  491. GPIO_SetAFPin_8_15(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_AF_2);
  492. GPIO_SetPinMode(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_MODE_AFF);
  493. GPIO_SetPinSpeed(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_OSPEED_HI);
  494. GPIO_SetPinPull(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_PUPDR_DW);
  495. GPIO_SetAFPin_8_15(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_AF_2);
  496. GPIO_SetPinMode(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_MODE_AFF);
  497. GPIO_SetPinSpeed(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_OSPEED_HI);
  498. GPIO_SetPinPull(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_PUPDR_DW);
  499. GPIO_SetAFPin_8_15(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_AF_2);
  500. }
  501. /**
  502. * @brief TIM3 Initialization Function
  503. * @param None
  504. * @retval None
  505. */
  506. static void TIM3_Init(void)
  507. {
  508. /* target clock */
  509. TIM3->PSC = TIM3_PSC; // prescaler
  510. TIM3->ARR = TIM3_ARR; // auto reload value
  511. TIM3->CR1 = TIM_CR1_ARPE;
  512. // initial pwm value
  513. TIM3->CCR1 = PWM_TUBE_INIT_VAL;
  514. TIM3->CCR2 = PWM_TUBE_INIT_VAL;
  515. TIM3->CCR3 = PWM_TUBE_INIT_VAL;
  516. TIM3->CCR4 = PWM_TUBE_INIT_VAL;
  517. // pwm mode 1 for 4 chanels
  518. TIM3->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  519. TIM3->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  520. // launch timer
  521. TIM3->EGR = TIM_EGR_UG; // force timer update
  522. /* TIM3 TIM_CC_EnableChannel */
  523. TIM3->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  524. /* TIM3 enable */
  525. TIM3->CR1 |= TIM_CR1_CEN;
  526. /**TIM3 GPIO Configuration
  527. PA6 ------> TIM3_CH1
  528. PA7 ------> TIM3_CH2
  529. PB0 ------> TIM3_CH3
  530. PB1 ------> TIM3_CH4
  531. */
  532. GPIO_SetPinMode(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_MODE_AFF);
  533. GPIO_SetPinSpeed(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_OSPEED_HI);
  534. GPIO_SetPinPull(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_PUPDR_DW);
  535. GPIO_SetAFPin_0_7(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_AF_1);
  536. GPIO_SetPinMode(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_MODE_AFF);
  537. GPIO_SetPinSpeed(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_OSPEED_HI);
  538. GPIO_SetPinPull(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_PUPDR_DW);
  539. GPIO_SetAFPin_0_7(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_AF_1);
  540. GPIO_SetPinMode(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_MODE_AFF);
  541. GPIO_SetPinSpeed(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_OSPEED_HI);
  542. GPIO_SetPinPull(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_PUPDR_DW);
  543. GPIO_SetAFPin_0_7(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_AF_1);
  544. GPIO_SetPinMode(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_MODE_AFF);
  545. GPIO_SetPinSpeed(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_OSPEED_HI);
  546. GPIO_SetPinPull(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_PUPDR_DW);
  547. GPIO_SetAFPin_0_7(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_AF_1);
  548. }
  549. /**
  550. * @brief TIM14 Initialization Function
  551. * @param None
  552. * @retval None
  553. * @desc "Блинкование" разрядами.
  554. */
  555. static void TIM14_Init(void)
  556. {
  557. /* Peripheral clock enable */
  558. RCC->APBENR2 |= RCC_APBENR2_TIM14EN;
  559. /* TIM14 interrupt Init */
  560. NVIC_SetPriority(TIM14_IRQn, 0);
  561. NVIC_EnableIRQ(TIM14_IRQn);
  562. /* Set TIM14 for 1 sec period */
  563. TIM14->PSC = TIM14_PSC;
  564. TIM14->ARR = TIM14_ARR;
  565. /* Enable: Auto-reload preload */
  566. TIM14->CR1 = (TIM_CR1_ARPE);
  567. /* Output compare 1 preload */
  568. TIM14->CCMR1 = (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1PE);
  569. /* Enable Channel_1 */
  570. TIM14->CCER = TIM_CCER_CC1E;
  571. /* Impulse value in msek */
  572. TIM14->CCR1 = TIM14_PULSE_VAL;
  573. /* Enable IRQ for Update end CaptureCompare envents */
  574. TIM14->DIER = (TIM_DIER_UIE | TIM_DIER_CC1IE);
  575. }
  576. /**
  577. * На старте активируем все каналы, при совпадении отключаем (не)нужные.
  578. */
  579. void Blink_Start(void)
  580. {
  581. /* clear IRQ flags */
  582. TIM14->SR |= TIM_SR_UIF;
  583. TIM14->SR |= TIM_SR_CC1IF;
  584. /* clear counter value */
  585. TIM14->CNT = 0;
  586. /* enable timer */
  587. TIM14->CR1 |= TIM_CR1_CEN;
  588. }
  589. void Blink_Stop(void)
  590. {
  591. /* disable timer */
  592. TIM14->CR1 &= ~(TIM_CR1_CEN);
  593. /* enable channels & clean flag */
  594. if (Flag.Blink_1 != 0) {
  595. TUBE_A_ON;
  596. Flag.Blink_1 = 0;
  597. }
  598. if (Flag.Blink_2 != 0) {
  599. TUBE_B_ON;
  600. Flag.Blink_2 = 0;
  601. }
  602. if (Flag.Blink_3 != 0) {
  603. TUBE_C_ON;
  604. Flag.Blink_3 = 0;
  605. }
  606. if (Flag.Blink_4 != 0) {
  607. TUBE_D_ON;
  608. Flag.Blink_4 = 0;
  609. }
  610. if (Flag.Blink_5 != 0) {
  611. TUBE_E_ON;
  612. Flag.Blink_5 = 0;
  613. }
  614. }
  615. #ifdef USE_TIM16
  616. /**
  617. * @brief TIM16 Initialization Function
  618. * @param None
  619. * @retval None
  620. */
  621. static void TIM16_Init(void)
  622. {
  623. /* Peripheral clock enable */
  624. RCC->APBENR2 |= RCC_APBENR2_TIM16EN;
  625. /* TIM16 interrupt Init */
  626. NVIC_SetPriority(TIM16_IRQn, 0);
  627. NVIC_EnableIRQ(TIM16_IRQn);
  628. /* setup clock */
  629. TIM16->PSC = TIM16_PSC; // prescaler
  630. TIM16->ARR = TIM16_ARR; // auto reload value
  631. TIM16->CR1 = TIM_CR1_ARPE;
  632. // initial pwm value
  633. //TIM16->CCR1 = TIM16_ARR/2; //TIM16_PWM_VAL;
  634. // pwm mode 1 for 1 chanel
  635. //TIM16->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  636. // reset int flag
  637. TIM16->SR |= TIM_SR_UIF;
  638. TIM16->BDTR = TIM_BDTR_MOE; // enable main output
  639. TIM16->EGR = TIM_EGR_UG; // force timer update
  640. /* TIM16 CC_EnableChannel */
  641. //TIM16->CCER = TIM_CCER_CC1E;
  642. /* Enable IRQ */
  643. TIM16->DIER = TIM_DIER_UIE;
  644. /* TIM_EnableCounter */
  645. TIM16->CR1 |= TIM_CR1_CEN;
  646. }
  647. #endif /* USE_TIM16 */
  648. #ifdef USE_TIM17
  649. /**
  650. * @brief TIM17 Initialization Function
  651. * @param None
  652. * @retval None
  653. */
  654. static void TIM17_Init(void)
  655. {
  656. /* Peripheral clock enable */
  657. RCC->APBENR2 |= RCC_APBENR2_TIM17EN;
  658. /* TIM17 interrupt Init */
  659. NVIC_SetPriority(TIM17_IRQn, 0);
  660. NVIC_EnableIRQ(TIM17_IRQn);
  661. /* setup clock */
  662. TIM17->PSC = TIM17_PSC; // prescaler
  663. TIM17->ARR = TIM17_ARR; // auto reload value
  664. TIM17->CR1 = TIM_CR1_ARPE;
  665. // initial pwm value
  666. //TIM17->CCR1 = TIM17_PWM_VAL;
  667. // pwm mode 1 for 1 chanel
  668. TIM17->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  669. // reset int flag
  670. TIM17->SR |= TIM_SR_UIF;
  671. TIM17->BDTR = TIM_BDTR_MOE; // enable main output
  672. TIM17->EGR = TIM_EGR_UG; // force timer update
  673. /* TIM17 CC_EnableChannel */
  674. TIM17->CCER = TIM_CCER_CC1E;
  675. /* TIM_EnableCounter */
  676. TIM17->CR1 |= TIM_CR1_CEN;
  677. /* Enable IRQ */
  678. TIM17->DIER = TIM_DIER_UIE;
  679. }
  680. #endif /* USE_TIM17 */
  681. #ifdef USE_UART
  682. /**
  683. * @brief USART1 Initialization Function
  684. * @param None
  685. * @retval None
  686. */
  687. static void USART1_UART_Init(void)
  688. {
  689. /* Peripheral clock enable */
  690. RCC->APBENR2 |= RCC_APBENR2_USART1EN;
  691. /**USART1 GPIO Configuration
  692. PB6 ------> USART1_TX
  693. PB7 ------> USART1_RX
  694. */
  695. GPIO_SetPinMode(GPIOB, GPIO_PIN_6, GPIO_MODE_AFF);
  696. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_6, GPIO_OSPEED_HI);
  697. GPIO_SetPinMode(GPIOB, GPIO_PIN_7, GPIO_MODE_AFF);
  698. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_7, GPIO_OSPEED_HI);
  699. /* USART1 interrupt Init */
  700. NVIC_SetPriority(USART1_IRQn, 0);
  701. NVIC_EnableIRQ(USART1_IRQn);
  702. USART1->CR1 |= (USART_CR1_TE |USART_CR1_RE);
  703. USART1->BRR = 138;
  704. /* USART1 Enable */
  705. USART1->CR1 |= USART_CR1_UE;
  706. /* Polling USART1 initialisation */
  707. while((!(USART1->ISR & USART_ISR_TEACK)) || (!(USART1->ISR & USART_ISR_REACK)))
  708. {
  709. }
  710. }
  711. #endif /* USE_UART */