board.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701
  1. #include "board.h"
  2. /* private defines */
  3. #define SPI_BUFFER_SIZE 5
  4. /* private variables */
  5. /**
  6. * Nixi Tube cathodes map in Byte Array:
  7. * {E0 E9 E8 E7 E6 E5 E4 E3}
  8. * {E2 E1 D0 D9 D8 D7 D6 D5}
  9. * {D4 D3 D2 D1 B0 B9 B8 B7}
  10. * {B6 B5 B4 B3 B2 B1 A0 A9}
  11. * {A8 A7 A6 A5 A4 A3 A2 A1}
  12. *
  13. * Shift register bit map in Tube cathodes (from 0 to 1):
  14. * {5.7 5.6 5.5 5.4 5.3 5.2 5.1 5.0 4.7 4.6} VL5/E
  15. * {4.5 4.4 4.3 4.2 4.1 4.0 3.7 3.6 3.5 3.4} VL4/D
  16. * {3.3 3.2 3.1 3.0 2.7 2.6 2.5 2.4 2.3 2.2} VL2/B
  17. * {2.1 2.0 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1.0} VL1/A
  18. */
  19. static const uint16_t nixieCathodeMap[4][10] = {
  20. {0x8000, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000},
  21. {0x2000, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400, 0x0800, 0x1000},
  22. {0x0800, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400},
  23. {0x0200, 0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100}
  24. };
  25. //static const uint8_t nixieCathodeMask[4][2] = {{0x00, 0x3f}, {0xc0, 0x0f}, {0xf0, 0x03}, {0xc0, 0x00}};
  26. static uint8_t tubesBuffer[SPI_BUFFER_SIZE] = {0};
  27. /* private typedef */
  28. /* private functions */
  29. static void GPIO_Init(void);
  30. static void DMA_Init(void);
  31. static void I2C1_Init(void);
  32. static void SPI1_Init(void);
  33. static void TIM1_Init(void);
  34. static void TIM3_Init(void);
  35. static void TIM14_Init(void);
  36. static void TIM16_Init(void);
  37. static void TIM17_Init(void);
  38. static void USART1_UART_Init(void);
  39. /* Board perephireal Configuration */
  40. void Board_Init(void)
  41. {
  42. /* Main peripheral clock enable */
  43. RCC->APBENR1 = (RCC_APBENR1_PWREN | RCC_APBENR1_I2C1EN | RCC_APBENR1_TIM3EN);
  44. RCC->APBENR2 = (RCC_APBENR2_SYSCFGEN | RCC_APBENR2_SPI1EN | RCC_APBENR2_TIM1EN);
  45. /* GPIO Ports Clock Enable */
  46. RCC->IOPENR = (RCC_IOPENR_GPIOAEN | RCC_IOPENR_GPIOBEN | RCC_IOPENR_GPIOCEN);
  47. /* Peripheral interrupt init*/
  48. /* RCC_IRQn interrupt configuration */
  49. NVIC_SetPriority(RCC_IRQn, 0);
  50. NVIC_EnableIRQ(RCC_IRQn);
  51. /* Configure the system clock */
  52. SystemClock_Config();
  53. /* Processor uses sleep as its low power mode */
  54. SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
  55. /* DisableSleepOnExit */
  56. SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPONEXIT_Msk);
  57. /* Initialize all configured peripherals */
  58. GPIO_Init();
  59. DMA_Init();
  60. I2C1_Init();
  61. SPI1_Init();
  62. /** Star SPI transfer to shift registers */
  63. /* Set DMA source and destination addresses. */
  64. /* Source: Address of the SPI buffer. */
  65. DMA1_Channel1->CMAR = (uint32_t)&tubesBuffer;
  66. /* Destination: SPI1 data register. */
  67. DMA1_Channel1->CPAR = (uint32_t)&(SPI1->DR);
  68. /* Set DMA data transfer length (SPI buffer length). */
  69. DMA1_Channel1->CNDTR = SPI_BUFFER_SIZE;
  70. /* Enable SPI transfer */
  71. SPI1->CR1 |= SPI_CR1_SPE;
  72. Flag.SPI_TX_End = 1;
  73. /* Enable tube power */
  74. TUBE_PWR_ON;
  75. /* display work now */
  76. /* Start RGB & Tube Power PWM */
  77. TIM1_Init();
  78. TIM3_Init();
  79. //TIM14_Init();
  80. //TIM16_Init();
  81. //TIM17_Init();
  82. //USART1_UART_Init();
  83. }
  84. /**
  85. * @brief Out digits to SPI buffer. ON/off tube power.
  86. * @param : array with four BCD digits
  87. * @retval : None
  88. */
  89. void showDigits(uint8_t * dig)
  90. {
  91. /* Clear buffer */
  92. tubesBuffer[0] = 0;
  93. tubesBuffer[1] = 0;
  94. tubesBuffer[2] = 0;
  95. tubesBuffer[3] = 0;
  96. tubesBuffer[4] = 0;
  97. /* check values range */
  98. int i;
  99. for (i=0; i<4; i++) {
  100. if (dig[i] > 9) {
  101. if (dig[i] != 0xf) {
  102. dig[i] = 0;
  103. }
  104. }
  105. }
  106. /* Wait for SPI */
  107. while (Flag.SPI_TX_End == 0) {};
  108. Flag.SPI_TX_End = 0;
  109. /* Feel buffer */
  110. tubesBuffer[0] = (uint8_t)(nixieCathodeMap[Tube_E][dig[Tube_E]] >> 8);
  111. tubesBuffer[1] = (uint8_t)((nixieCathodeMap[Tube_E][dig[Tube_E]]) | (nixieCathodeMap[Tube_D][dig[Tube_D]] >> 8));
  112. tubesBuffer[2] = (uint8_t)((nixieCathodeMap[Tube_D][dig[Tube_D]]) | (nixieCathodeMap[Tube_B][dig[Tube_B]] >> 8));
  113. tubesBuffer[3] = (uint8_t)((nixieCathodeMap[Tube_B][dig[Tube_B]]) | (nixieCathodeMap[Tube_A][dig[Tube_A]] >> 8));
  114. tubesBuffer[4] = (uint8_t)(nixieCathodeMap[Tube_A][dig[Tube_A]]);
  115. /* Start DMA transfer to SPI */
  116. DMA1_Channel1->CCR |= DMA_CCR_EN;
  117. /* On/Off tube power */
  118. if (dig[Tube_A] == 0xf) {
  119. TUBE_A_OFF;
  120. } else {
  121. TUBE_A_ON;
  122. }
  123. if (dig[Tube_B] == 0xf) {
  124. TUBE_B_OFF;
  125. } else {
  126. TUBE_B_ON;
  127. }
  128. if (dig[Tube_D] == 0xf) {
  129. TUBE_D_OFF;
  130. } else {
  131. TUBE_D_ON;
  132. }
  133. if (dig[Tube_E] == 0xf) {
  134. TUBE_E_OFF;
  135. } else {
  136. TUBE_E_ON;
  137. }
  138. }
  139. /**
  140. * @brief HSV to RGB convertion
  141. * @param hue: 0-59, sat: 0-255, val (lightness): 0-255
  142. * @return none. RGB value out direct to LED.
  143. */
  144. void HSV2LED(const uint8_t hue, const uint8_t sat, const uint8_t val) {
  145. int base;
  146. uint8_t r=0, g=0, b=0;
  147. if (sat == 0)
  148. { // Achromatic color (gray).
  149. r = val;
  150. g = val;
  151. b = val;
  152. } else {
  153. base = ((255 - sat) * val) >> 8;
  154. switch (hue / 10) {
  155. case 0:
  156. r = val;
  157. g = (((val - base) * hue) / 10) + base;
  158. b = base;
  159. break;
  160. case 1:
  161. r = (((val - base) * (10 - (hue % 10))) / 10) + base;
  162. g = val;
  163. b = base;
  164. break;
  165. case 2:
  166. r = base;
  167. g = val;
  168. b = (((val - base) * (hue % 10)) / 10) + base;
  169. break;
  170. case 3:
  171. r = base;
  172. g = (((val - base) * (10 - (hue % 10))) / 10) + base;
  173. b = val;
  174. break;
  175. case 4:
  176. r = (((val - base) * (hue % 10)) / 10) + base;
  177. g = base;
  178. b = val;
  179. break;
  180. case 5:
  181. r = val;
  182. g = base;
  183. b = (((val - base) * (10 - (hue % 10))) / 10) + base;
  184. break;
  185. }
  186. }
  187. COLOR_R(r);
  188. COLOR_G(g);
  189. COLOR_B(b);
  190. }
  191. /**
  192. * @brief System Clock Configuration
  193. * @retval None
  194. */
  195. void SystemClock_Config(void)
  196. {
  197. /* HSI configuration and activation */
  198. RCC->CR |= RCC_CR_HSION; // Enable HSI
  199. while((RCC->CR & RCC_CR_HSIRDY) == 0)
  200. {
  201. }
  202. /* Main PLL configuration and activation */
  203. //RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR);
  204. RCC->PLLCFGR = (RCC_PLLCFGR_PLLSRC_HSI | RCC_PLLCFGR_PLLM_0 | (9 << RCC_PLLCFGR_PLLN_Pos) | RCC_PLLCFGR_PLLR_1);
  205. RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // RCC_PLL_EnableDomain_SYS
  206. RCC->CR |= RCC_CR_PLLON; // RCC_PLL_Enable
  207. while((RCC->CR & RCC_CR_PLLRDY) == 0)
  208. {
  209. }
  210. /* Set AHB prescaler*/
  211. //RCC->CFGR &= ~(RCC_CFGR_HPRE);
  212. //RCC->CFGR |= 0x00000000U;
  213. /* Sysclk activation on the main PLL */
  214. RCC->CFGR &= RCC_CFGR_SW;
  215. RCC->CFGR |= RCC_CFGR_SW_1;
  216. while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1)
  217. {
  218. }
  219. /* Set APB1 prescaler !!! uncorrect !!! */
  220. //RCC->CFGR &= RCC_CFGR_PPRE;
  221. //RCC->CFGR |= 0x00000000U;
  222. /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  223. SystemCoreClock = 24000000;
  224. /* Set I2C Clock Source */
  225. RCC->CCIPR &= ~(RCC_CCIPR_I2C1SEL);
  226. RCC->CCIPR |= RCC_CCIPR_I2C1SEL_1;
  227. }
  228. /**
  229. * @brief GPIO Initialization Function
  230. * @param None
  231. * @retval None
  232. */
  233. static void GPIO_Init(void)
  234. {
  235. /* EXTI Line: falling, no pull, input */
  236. // interrupt on line 14
  237. EXTI->IMR1 |= EXTI_IMR1_IM14;
  238. // wake-up with event ?
  239. //EXTI->EMR1 |= EXTI_EMR1_EM14;
  240. // TRIGGER FALLING
  241. EXTI->FTSR1 = EXTI_FTSR1_FT14;
  242. // external interrupt selection - PC14 to EXTI14
  243. EXTI->EXTICR[3] = EXTI_EXTICR4_EXTI14_1;
  244. /* EXTI interrupt init*/
  245. NVIC_SetPriority(EXTI4_15_IRQn, 0);
  246. NVIC_EnableIRQ(EXTI4_15_IRQn);
  247. /* set GPIO modes */
  248. GPIO_SetPinMode(IRQ_GPIO_Port, IRQ_Pin, GPIO_MODE_IN);
  249. GPIO_SetPinPull(IRQ_GPIO_Port, IRQ_Pin, GPIO_PUPDR_UP);
  250. /* L0, L1, L2, L3 - IN-15 symbols control, PP out, high speed, pull down */
  251. GPIO_SetPinMode(LC0_GPIO_Port, LC0_Pin, GPIO_MODE_OUT);
  252. GPIO_SetPinSpeed(LC0_GPIO_Port, LC0_Pin, GPIO_OSPEED_HI);
  253. GPIO_SetPinPull(LC0_GPIO_Port, LC0_Pin, GPIO_PUPDR_DW);
  254. GPIO_SetPinMode(LC1_GPIO_Port, LC1_Pin, GPIO_MODE_OUT);
  255. GPIO_SetPinSpeed(LC1_GPIO_Port, LC1_Pin, GPIO_OSPEED_HI);
  256. GPIO_SetPinPull(LC1_GPIO_Port, LC1_Pin, GPIO_PUPDR_DW);
  257. GPIO_SetPinMode(LC2_GPIO_Port, LC2_Pin, GPIO_MODE_OUT);
  258. GPIO_SetPinSpeed(LC2_GPIO_Port, LC2_Pin, GPIO_OSPEED_HI);
  259. GPIO_SetPinPull(LC2_GPIO_Port, LC2_Pin, GPIO_PUPDR_DW);
  260. GPIO_SetPinMode(LC3_GPIO_Port, LC3_Pin, GPIO_MODE_OUT);
  261. GPIO_SetPinSpeed(LC3_GPIO_Port, LC3_Pin, GPIO_OSPEED_HI);
  262. GPIO_SetPinPull(LC3_GPIO_Port, LC3_Pin, GPIO_PUPDR_DW);
  263. /* Pwer Shutdown: PP out, high speed, pull down */
  264. GPIO_SetPinMode(SHDN_GPIO_Port, SHDN_Pin, GPIO_MODE_OUT);
  265. GPIO_SetPinSpeed(SHDN_GPIO_Port, SHDN_Pin, GPIO_OSPEED_HI);
  266. GPIO_SetPinPull(SHDN_GPIO_Port, SHDN_Pin, GPIO_PUPDR_DW);
  267. /* SPI Latch: OD out, high speed, no pull */
  268. GPIO_SetPinMode(Latch_GPIO_Port, Latch_Pin, GPIO_MODE_OUT);
  269. GPIO_SetPinOutputType(Latch_GPIO_Port, Latch_Pin, GPIO_OTYPE_OD);
  270. GPIO_SetPinSpeed(Latch_GPIO_Port, Latch_Pin, GPIO_OSPEED_HI);
  271. /* UART_Enable: PP out, low speed, no pull*/
  272. GPIO_SetPinMode(UART_EN_GPIO_Port, UART_EN_Pin, GPIO_MODE_OUT);
  273. /* UART_State: input, pull up */
  274. GPIO_SetPinPull(UART_ST_GPIO_Port, UART_ST_Pin, GPIO_PUPDR_UP);
  275. GPIO_SetPinMode(UART_ST_GPIO_Port, UART_ST_Pin, GPIO_MODE_IN);
  276. /* BTN1, BTN2, BTN3, BTN4: input, pull up */
  277. GPIO_SetPinPull(BTN1_GPIO_Port, BTN1_Pin, GPIO_PUPDR_UP);
  278. GPIO_SetPinMode(BTN1_GPIO_Port, BTN1_Pin, GPIO_MODE_IN);
  279. GPIO_SetPinPull(BTN2_GPIO_Port, BTN2_Pin, GPIO_PUPDR_UP);
  280. GPIO_SetPinMode(BTN2_GPIO_Port, BTN2_Pin, GPIO_MODE_IN);
  281. GPIO_SetPinPull(BTN3_GPIO_Port, BTN3_Pin, GPIO_PUPDR_UP);
  282. GPIO_SetPinMode(BTN4_GPIO_Port, BTN3_Pin, GPIO_MODE_IN);
  283. GPIO_SetPinPull(BTN4_GPIO_Port, BTN4_Pin, GPIO_PUPDR_UP);
  284. GPIO_SetPinMode(BTN4_GPIO_Port, BTN4_Pin, GPIO_MODE_IN);
  285. }
  286. /**
  287. * Enable DMA controller clock
  288. */
  289. static void DMA_Init(void)
  290. {
  291. /* DMA controller clock enable */
  292. RCC->AHBENR |= RCC_AHBENR_DMA1EN;
  293. /* enable DMA1 clock in Sleep/Stop mode */
  294. //RCC->AHBSMENR |= RCC_AHBSMENR_DMA1SMEN;
  295. /* DMA interrupt init */
  296. /* DMA1_Channel1_IRQn interrupt configuration */
  297. NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
  298. NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  299. /* DMA1_Channel2_3_IRQn interrupt configuration */
  300. NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
  301. NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  302. }
  303. /**
  304. * @brief I2C1 Initialization Function
  305. * @param None
  306. * @retval None
  307. */
  308. static void I2C1_Init(void)
  309. {
  310. /** I2C1 GPIO Configuration
  311. PB8 ------> I2C1_SCL
  312. PB9 ------> I2C1_SDA
  313. */
  314. GPIO_SetPinMode(GPIOB, GPIO_PIN_8, GPIO_MODE_AFF);
  315. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_8, GPIO_OTYPE_OD);
  316. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_8, GPIO_OSPEED_HI);
  317. GPIO_SetPinPull(GPIOB, GPIO_PIN_8, GPIO_PUPDR_UP);
  318. GPIO_SetAFPin_8_15(GPIOB, GPIO_PIN_8, GPIO_AF_6);
  319. GPIO_SetPinMode(GPIOB, GPIO_PIN_9, GPIO_MODE_AFF);
  320. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_9, GPIO_OTYPE_OD);
  321. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_9, GPIO_OSPEED_HI);
  322. GPIO_SetPinPull(GPIOB, GPIO_PIN_9, GPIO_PUPDR_UP);
  323. GPIO_SetAFPin_8_15(GPIOB, GPIO_PIN_9, GPIO_AF_6);
  324. /** I2C1 DMA Init */
  325. /* I2C1_RX Init: Priority medium, Memory increment, read from perephireal,
  326. transfer error interrupt enable, transfer complete interrupt enable */
  327. DMA1_Channel2->CCR = (DMA_CCR_PL_0 | DMA_CCR_MINC | DMA_CCR_TEIE | DMA_CCR_TCIE);
  328. /* Route DMA channel 2 to I2C1 RX */
  329. DMAMUX1_Channel1->CCR = 10;
  330. /* I2C1_TX Init: Priority medium, Memory increment, read from memory,
  331. transfer error interrupt enable, transfer complete interrupt enable */
  332. DMA1_Channel3->CCR = (DMA_CCR_PL_0 | DMA_CCR_MINC| DMA_CCR_DIR | DMA_CCR_TEIE | DMA_CCR_TCIE);
  333. /* Route DMA channel 3 to I2C1 TX */
  334. DMAMUX1_Channel2->CCR = 11;
  335. /** I2C Initialization: I2C_Fast */
  336. I2C1->TIMINGR = 0x0010061A;
  337. I2C1->CR2 = I2C_CR2_AUTOEND;
  338. I2C1->CR1 = I2C_CR1_PE;
  339. }
  340. /**
  341. * @brief SPI1 Initialization Function
  342. * @param None
  343. * @retval None
  344. */
  345. static void SPI1_Init(void)
  346. {
  347. /**SPI1 GPIO Configuration
  348. PB3 ------> SPI1_SCK
  349. PB5 ------> SPI1_MOSI
  350. */
  351. GPIO_SetPinMode(GPIOB, GPIO_PIN_3, GPIO_MODE_AFF);
  352. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_3, GPIO_OTYPE_OD);
  353. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_3, GPIO_OSPEED_HI);
  354. GPIO_SetPinMode(GPIOB, GPIO_PIN_5, GPIO_MODE_AFF);
  355. GPIO_SetPinOutputType(GPIOB, GPIO_PIN_5, GPIO_OTYPE_OD);
  356. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_5, GPIO_OSPEED_HI);
  357. /* SPI1 DMA Init */
  358. /* SPI1_TX Init: Priority high, Memory increment, read from memory, circular mode,
  359. Enable DMA transfer complete/error interrupts */
  360. DMA1_Channel1->CCR = (DMA_CCR_PL_1 | DMA_CCR_MINC | DMA_CCR_CIRC | DMA_CCR_TEIE | DMA_CCR_DIR | DMA_CCR_TCIE);
  361. /* Route DMA channel 1 to SPI1 TX */
  362. DMAMUX1_Channel0->CCR = 0x11;
  363. /* SPI1 interrupt Init */
  364. NVIC_SetPriority(SPI1_IRQn, 0);
  365. NVIC_EnableIRQ(SPI1_IRQn);
  366. /* SPI1 parameter configuration: master mode, data 8 bit, divider = 16, TX DMA */
  367. SPI1->CR1 = (SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_0 | SPI_CR1_SSM | SPI_CR1_SSI);
  368. SPI1->CR2 = (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0 | SPI_CR2_TXDMAEN | SPI_CR2_FRXTH);
  369. }
  370. /**
  371. * @brief TIM1 Initialization Function
  372. * @param None
  373. * @retval None
  374. */
  375. static void TIM1_Init(void)
  376. {
  377. /* target clock */
  378. TIM1->PSC = TIM1_PSC; // prescaler
  379. TIM1->ARR = TIM1_ARR; // auto reload value
  380. TIM1->CR1 = TIM_CR1_ARPE;
  381. // initial pwm value
  382. TIM1->CCR1 = PWM_TUBE_INIT_VAL;
  383. TIM1->CCR2 = PWM_LED_INIT_VAL;
  384. TIM1->CCR3 = PWM_LED_INIT_VAL;
  385. TIM1->CCR4 = PWM_LED_INIT_VAL;
  386. // pwm mode 1 for 4 chanels
  387. TIM1->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  388. TIM1->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  389. // reset int flag - not needed, int unused
  390. //TIM1->SR |= TIM_SR_UIF;
  391. TIM1->BDTR = TIM_BDTR_MOE; // enable main output
  392. TIM1->EGR = TIM_EGR_UG; // force timer update
  393. /* TIM1 CC_EnableChannel */
  394. TIM1->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  395. /* TIM_EnableCounter */
  396. TIM1->CR1 |= TIM_CR1_CEN;
  397. /** TIM1 GPIO Configuration
  398. PA8 ------> TIM1_CH1
  399. PA9 ------> TIM1_CH2
  400. PA10 ------> TIM1_CH3
  401. PA11 [PA9] ------> TIM1_CH4
  402. */
  403. GPIO_SetPinMode(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_MODE_AFF);
  404. GPIO_SetPinSpeed(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_OSPEED_HI);
  405. GPIO_SetPinPull(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_PUPDR_DW);
  406. GPIO_SetAFPin_8_15(PWM_1_GPIO_Port, PWM_1_Pin, GPIO_AF_2);
  407. GPIO_SetPinMode(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_MODE_AFF);
  408. GPIO_SetPinSpeed(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_OSPEED_HI);
  409. GPIO_SetPinPull(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_PUPDR_DW);
  410. GPIO_SetAFPin_8_15(PWM_R_GPIO_Port, PWM_R_Pin, GPIO_AF_2);
  411. GPIO_SetPinMode(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_MODE_AFF);
  412. GPIO_SetPinSpeed(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_OSPEED_HI);
  413. GPIO_SetPinPull(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_PUPDR_DW);
  414. GPIO_SetAFPin_8_15(PWM_B_GPIO_Port, PWM_B_Pin, GPIO_AF_2);
  415. GPIO_SetPinMode(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_MODE_AFF);
  416. GPIO_SetPinSpeed(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_OSPEED_HI);
  417. GPIO_SetPinPull(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_PUPDR_DW);
  418. GPIO_SetAFPin_8_15(PWM_G_GPIO_Port, PWM_G_Pin, GPIO_AF_2);
  419. }
  420. /**
  421. * @brief TIM3 Initialization Function
  422. * @param None
  423. * @retval None
  424. */
  425. static void TIM3_Init(void)
  426. {
  427. /* target clock */
  428. TIM3->PSC = TIM3_PSC; // prescaler
  429. TIM3->ARR = TIM3_ARR; // auto reload value
  430. TIM3->CR1 = TIM_CR1_ARPE;
  431. // initial pwm value
  432. TIM3->CCR1 = PWM_TUBE_INIT_VAL;
  433. TIM3->CCR2 = PWM_TUBE_INIT_VAL;
  434. TIM3->CCR3 = PWM_TUBE_INIT_VAL;
  435. TIM3->CCR4 = PWM_TUBE_INIT_VAL;
  436. // pwm mode 1 for 4 chanels
  437. TIM3->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE);
  438. TIM3->CCMR2 = (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE);
  439. // launch timer
  440. TIM3->EGR = TIM_EGR_UG; // force timer update
  441. /* TIM3 TIM_CC_EnableChannel */
  442. TIM3->CCER = (TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E);
  443. /* TIM3 enable */
  444. TIM3->CR1 |= TIM_CR1_CEN;
  445. /**TIM3 GPIO Configuration
  446. PA6 ------> TIM3_CH1
  447. PA7 ------> TIM3_CH2
  448. PB0 ------> TIM3_CH3
  449. PB1 ------> TIM3_CH4
  450. */
  451. GPIO_SetPinMode(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_MODE_AFF);
  452. GPIO_SetPinSpeed(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_OSPEED_HI);
  453. GPIO_SetPinPull(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_PUPDR_DW);
  454. GPIO_SetAFPin_0_7(PWM_5_GPIO_Port, PWM_5_Pin, GPIO_AF_1);
  455. GPIO_SetPinMode(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_MODE_AFF);
  456. GPIO_SetPinSpeed(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_OSPEED_HI);
  457. GPIO_SetPinPull(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_PUPDR_DW);
  458. GPIO_SetAFPin_0_7(PWM_4_GPIO_Port, PWM_4_Pin, GPIO_AF_1);
  459. GPIO_SetPinMode(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_MODE_AFF);
  460. GPIO_SetPinSpeed(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_OSPEED_HI);
  461. GPIO_SetPinPull(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_PUPDR_DW);
  462. GPIO_SetAFPin_0_7(PWM_3_GPIO_Port, PWM_3_Pin, GPIO_AF_1);
  463. GPIO_SetPinMode(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_MODE_AFF);
  464. GPIO_SetPinSpeed(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_OSPEED_HI);
  465. GPIO_SetPinPull(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_PUPDR_DW);
  466. GPIO_SetAFPin_0_7(PWM_2_GPIO_Port, PWM_2_Pin, GPIO_AF_1);
  467. }
  468. /**
  469. * @brief TIM14 Initialization Function
  470. * @param None
  471. * @retval None
  472. * @desc "Блинкование" разрядами - 0,75/0,25 сек вкл/выкл.
  473. */
  474. static void TIM14_Init(void)
  475. {
  476. /* Peripheral clock enable */
  477. RCC->APBENR2 |= RCC_APBENR2_TIM14EN;
  478. /* TIM14 interrupt Init */
  479. NVIC_SetPriority(TIM14_IRQn, 0);
  480. NVIC_EnableIRQ(TIM14_IRQn);
  481. /* Set TIM14 for 1 sec period */
  482. TIM14->PSC = TIM14_PSC;
  483. TIM14->ARR = TIM14_ARR;
  484. /* Enable: Auto-reload preload, One-pulse mode, */
  485. TIM14->CR1 = (TIM_CR1_ARPE | TIM_CR1_OPM);
  486. /* OC or PWM? (for pwm - (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) ) , Output compare 1 preload */
  487. TIM14->CCMR1 = (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1PE);
  488. /* Enable Channel_1 or no needed ??? */
  489. TIM14->CCER = TIM_CCER_CC1E;
  490. /* Impulse value in msek */
  491. TIM14->CCR1 = TIM14_PULSE_VAL;
  492. /* Enable IRQ for Update end CaptureCompare envents or only CC ??? */
  493. //TIM14->DIER = (TIM_DIER_UIE | TIM_DIER_CC1IE);
  494. TIM14->DIER = TIM_DIER_CC1IE;
  495. }
  496. /**
  497. * На старте активируем все каналы, при совпадении отключаем (не)нужные.
  498. */
  499. void Blink_Start(void)
  500. {
  501. /* enable all channels */
  502. TUBE_ALL_ON;
  503. /* clear IRQ flag */
  504. TIM14->SR |= TIM_SR_CC1IF;
  505. /* clear counter value */
  506. TIM14->CNT = 0;
  507. /* enable timer */
  508. TIM14->CR1 |= TIM_CR1_CEN;
  509. }
  510. void Blink_Stop(void)
  511. {
  512. /* disable timer */
  513. TIM14->CR1 &= ~(TIM_CR1_CEN);
  514. /* On all tubes */
  515. TUBE_ALL_ON;
  516. }
  517. /**
  518. * @brief TIM16 Initialization Function
  519. * @param None
  520. * @retval None
  521. */
  522. static void TIM16_Init(void)
  523. {
  524. /* Peripheral clock enable */
  525. RCC->APBENR2 |= RCC_APBENR2_TIM16EN;
  526. /* TIM16 interrupt Init */
  527. NVIC_SetPriority(TIM16_IRQn, 0);
  528. NVIC_EnableIRQ(TIM16_IRQn);
  529. /* setup clock */
  530. TIM16->PSC = TIM16_PSC; // prescaler
  531. TIM16->ARR = TIM16_ARR; // auto reload value
  532. TIM16->CR1 = TIM_CR1_ARPE;
  533. // initial pwm value
  534. //TIM16->CCR1 = TIM16_PWM_VAL;
  535. // pwm mode 1 for 1 chanel
  536. TIM16->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  537. // reset int flag
  538. TIM16->SR |= TIM_SR_UIF;
  539. TIM16->BDTR = TIM_BDTR_MOE; // enable main output
  540. TIM16->EGR = TIM_EGR_UG; // force timer update
  541. /* TIM16 CC_EnableChannel */
  542. TIM16->CCER = TIM_CCER_CC1E;
  543. /* TIM_EnableCounter */
  544. TIM16->CR1 |= TIM_CR1_CEN;
  545. /* Enable IRQ */
  546. TIM16->DIER = TIM_DIER_UIE;
  547. }
  548. /**
  549. * @brief TIM17 Initialization Function
  550. * @param None
  551. * @retval None
  552. */
  553. static void TIM17_Init(void)
  554. {
  555. /* Peripheral clock enable */
  556. RCC->APBENR2 |= RCC_APBENR2_TIM17EN;
  557. /* TIM17 interrupt Init */
  558. NVIC_SetPriority(TIM17_IRQn, 0);
  559. NVIC_EnableIRQ(TIM17_IRQn);
  560. /* setup clock */
  561. TIM17->PSC = TIM17_PSC; // prescaler
  562. TIM17->ARR = TIM17_ARR; // auto reload value
  563. TIM17->CR1 = TIM_CR1_ARPE;
  564. // initial pwm value
  565. //TIM17->CCR1 = TIM17_PWM_VAL;
  566. // pwm mode 1 for 1 chanel
  567. TIM17->CCMR1 = (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1PE);
  568. // reset int flag
  569. TIM17->SR |= TIM_SR_UIF;
  570. TIM17->BDTR = TIM_BDTR_MOE; // enable main output
  571. TIM17->EGR = TIM_EGR_UG; // force timer update
  572. /* TIM17 CC_EnableChannel */
  573. TIM17->CCER = TIM_CCER_CC1E;
  574. /* TIM_EnableCounter */
  575. TIM17->CR1 |= TIM_CR1_CEN;
  576. /* Enable IRQ */
  577. TIM17->DIER = TIM_DIER_UIE;
  578. }
  579. /**
  580. * @brief USART1 Initialization Function
  581. * @param None
  582. * @retval None
  583. */
  584. static void USART1_UART_Init(void)
  585. {
  586. /* Peripheral clock enable */
  587. RCC->APBENR2 |= RCC_APBENR2_USART1EN;
  588. /**USART1 GPIO Configuration
  589. PB6 ------> USART1_TX
  590. PB7 ------> USART1_RX
  591. */
  592. GPIO_SetPinMode(GPIOB, GPIO_PIN_6, GPIO_MODE_AFF);
  593. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_6, GPIO_OSPEED_HI);
  594. GPIO_SetPinMode(GPIOB, GPIO_PIN_7, GPIO_MODE_AFF);
  595. GPIO_SetPinSpeed(GPIOB, GPIO_PIN_7, GPIO_OSPEED_HI);
  596. /* USART1 interrupt Init */
  597. NVIC_SetPriority(USART1_IRQn, 0);
  598. NVIC_EnableIRQ(USART1_IRQn);
  599. USART1->CR1 |= (USART_CR1_TE |USART_CR1_RE);
  600. USART1->BRR = 138;
  601. /* USART1 Enable */
  602. USART1->CR1 |= USART_CR1_UE;
  603. /* Polling USART1 initialisation */
  604. while((!(USART1->ISR & USART_ISR_TEACK)) || (!(USART1->ISR & USART_ISR_REACK)))
  605. {
  606. }
  607. }