|
@@ -25,7 +25,7 @@ void Board_Init(void)
|
|
|
/* Main peripheral clock enable */
|
|
|
RCC->AHBENR |= (RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_DMAEN);
|
|
|
RCC->APB1ENR = (RCC_APB1ENR_PWREN | RCC_APB1ENR_I2C1EN); // | RCC_APB1ENR_TIM14EN| RCC_APB1ENR_TIM3EN);
|
|
|
- RCC->APB2ENR = (RCC_APB2ENR_SYSCFGEN | RCC_APB2ENR_SPI1EN | RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM17EN); // | RCC_APB2ENR_TIM16EN
|
|
|
+ RCC->APB2ENR = (RCC_APB2ENR_SYSCFGEN | RCC_APB2ENR_SPI1EN | RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM16EN | RCC_APB2ENR_TIM17EN);
|
|
|
|
|
|
/* Peripheral interrupt init*/
|
|
|
/* RCC_IRQn interrupt configuration */
|
|
@@ -172,8 +172,8 @@ static void SPI1_Init(void)
|
|
|
DMA1_Channel3->CCR = (DMA_CCR_PL_1 | DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_CIRC | DMA_CCR_TCIE); // | DMA_CCR_TEIE
|
|
|
|
|
|
/* SPI1 interrupt Init */
|
|
|
- NVIC_SetPriority(SPI1_IRQn, 0);
|
|
|
- NVIC_EnableIRQ(SPI1_IRQn);
|
|
|
+ //NVIC_SetPriority(SPI1_IRQn, 0);
|
|
|
+ //NVIC_EnableIRQ(SPI1_IRQn);
|
|
|
|
|
|
/* SPI1 parameter configuration: master mode, data 8 bit, divider = 2, TX DMA SPI_CR1_BR_2 | SPI_CR1_BR_0 | */
|
|
|
SPI1->CR1 = (SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_CPOL | SPI_CR1_CPHA | SPI_CR1_LSBFIRST);
|
|
@@ -210,7 +210,10 @@ static void TIM1_Init(void)
|
|
|
*/
|
|
|
static void TIM16_Init(void)
|
|
|
{
|
|
|
- /* setup clock */
|
|
|
+ /* SPI1 interrupt Init */
|
|
|
+ NVIC_SetPriority(TIM16_IRQn, 0);
|
|
|
+ NVIC_EnableIRQ(TIM16_IRQn);
|
|
|
+
|
|
|
TIM16->PSC = (48000-1); // prescaler for 1 mS
|
|
|
TIM16->ARR = DISPLAY_REFRESH_MS; // auto reload value, mS
|
|
|
TIM16->CR1 = TIM_CR1_ARPE;
|